Series-Tuned High Efficiency RF-Power Amplifiers

Vidkjær, Jens

Published in:
IEEE MTT-S International Microwave Symposium Digest

Link to article, DOI:
10.1109/MWSYM.2008.4633106

Publication date:
2008

Document Version
Publisher's PDF, also known as Version of record

Link back to DTU Orbit

Citation (APA):
Abstract—An approach to high efficiency RF-power amplifier
design is presented. It addresses simultaneously efficiency opti-
mization and peak voltage limitations when transistors are
pushed towards their power limits.

I. INTRODUCTION

A major decision in design of a high efficiency RF-power
amplifier stage is to determine the transistor load impedance,
which simultaneously provides the desired output power, op-
timizes efficiency, and operates the transistor within its vol-
tage ratings. Having solved this problem, the remaining task is
to design the corresponding impedance transformation and
matching circuits for the transistor. Here, we may benefit from
the still improving accuracy of the simulation models of RF
power transistors. It is the purpose of this paper to focus on the
first issue, and subsequently demonstrate how the results may
support a 50W, 435MHz narrow-band RF power amplifier
design using vendor supplied transistor models.

II. SERIES TUNING IN RF POWER AMPLIFIERS

High powers at high frequencies imply low impedance le-
vels, and series tuning becomes the natural choice of connect-
ning to the transistor through realizable component. Series tun-
ing means also that the currents entering the transistor are kept
sinusoidal. This is in contrast to the classical class A, AB, B,
and C RF-power amplifier concepts, where parallel tuning
forces sinusoidal voltages. Series tuning is the outset for more
dedicated high efficiency amplifier principles including class
D, F, and, especially, class E. Therefore, the basic equivalent
circuit setup for discussing series tuning, which is shown in
Fig.1, resembles the setups for class E discussions. But unlike
the common approach in literature, [2] [3], no attempts are
made to find closed or partly closed form solutions to this cir-
cuit problem. Instead we shall resort on numerical techniques
demonstrate that the corresponding solutions have wider
practical implications since only a minimum number of con-
straints are required. Furthermore, it becomes possible to in-
corporate transistor series losses in the efficiency estimations,
which significantly improves the foundation for design deci-
sions.

In addition to the series tuning, which causes the sinu-
soidal load current of amplitude I_{d1}, the major assumptions behind

the equivalent circuit is that the transistor is driven so hard that
is operation may be described by a switch. The switch is
closed when the gate to source voltage is above threshold and
open when it is below. The transistor input details are not ex-
plcitly shown in the equivalent circuit, but the input driving is
specified through the switch opening angle \( \theta_a \). When the
switch is open, the total drain current, which is the sinusoidal
load current plus the dc supply current \( I_{d0} \), charges or de-
charges the transistor output capacitance \( C_o \). When the switch
closes and short-circuits the capacitor, the drain source voltage
is fixed to the voltage source \( V_{ON} \), which accounts for the dy-
namic on-voltage of the transistor.

Before discussing the setup and solution of equations for
the output loading, it should be realized that the circuit in-
cludes two power loss mechanisms. The transistor series loss,
\[
P_{r,series} = I_{d0}V_{ON},
\]
and the switching loss that accompanies the closing of the
switch. If \( V_{cw} \) denotes the capacitor voltage prior to switching,
\( f_0 \) is the operating frequency, and \( B_s \) is the corresponding sus-
cceptance of the output capacitor, the switching loss becomes
\[
P_{r,switch} = C_o V_{cw}^2 f_0 / 2 = B_s V_{cw}^2 / 4\pi,
\]
The power balance in the circuit is given by
\[
P_{load} = P_{battery} - P_{r,series} - P_{r,switch} = I_{d0}V_{DD} - I_{d0}V_{ON} - P_{r,switch},
\]
where \( V_{DD} \) is the supply voltage. If we organize the circuit to
avoid switching losses, which is a part of the class E concept,
the drain efficiency becomes the highest possible.

This work was conducted as the initial step towards the design of a pow-
er amplifier for a p-band ice sounding radar, ESA (Europeans Space Agency
) contract no 19397/05/NL/JA. [1]
\[ \eta_{opt} = \frac{P_{load}}{P_{battery}} \bigg|_{\text{switchopt load} P} = 1 - \frac{V_{ON}}{V_{DD}} \cdot \tag{4} \]

Without series losses either, this result agrees with the ideal class E promise of 100% efficiency. In realistic amplifiers the efficiency in (4) represents an upper bound for any design.

III. MODEL SETUP

Fig.2 summarizes the assumed wave-shapes of the drain current,
\[ I_d(t) = I_{d0} + I_{d1} \cos(\phi - \theta) \cdot \quad \phi = \omega_d t, \tag{5} \]
and the drain voltage,
\[ V_d(\phi) = \begin{cases} \frac{V_{ON}}{B_c} \phi + \frac{I_{d0}}{B_c} \sin(\phi - \theta) + \sin \theta, & 0 < \phi < \theta_a \\ V_{ON}, & \theta_a < \phi < 2\pi. \end{cases} \tag{6} \]

The instance where the switch opens is taken as time origin above, so the switch open period of length \( \theta_a \) starts from zero. Within this period, the voltage gets an optimum if and when the current turns negative at phase \( \theta_m \). We shall avoid lengthy discussions of pathological cases, and assume that this happens as sketched in Figure 2 . , so the voltage peaks at phase
\[ \theta_a = \theta_a + \pi - \cos^{-1}(I_{d0} / I_{d1}) . \tag{7} \]

The voltage expression (6) provides a basis for formulating three basic constraints that always must be met. First, the mean voltage must equal the battery voltage\(^1\),
\[ \frac{1}{2\pi} \int_0^{2\pi} V_d(\phi) d\phi = \frac{V_{d0}(I_{d0}, I_{d1}, \theta, \theta_a, B_c, V_{ON})}{v_{ON}} = V_{DD}. \tag{8} \]
Taking the fundamental frequency drain voltage and current components as phasors, the loading condition is expressed
\[ v_{d1} = -R_z i_{d1} = -(R_z + jX_z) i_{d1}, \tag{9} \]
where \( R_z \) and \( X_z \) are the real and the imaginary part of the load impedance. Worked out in details, this gives two loading constraints for in-phase and quadrature components respectively,
\[ \frac{1}{\pi} \int_{0}^{2\pi} V_d(\phi) \cos \phi d\phi = V_{d1}(I_{d0}, I_{d1}, \theta, \theta_a, B_c) = -I_{d1} [R_z \cos \theta + X_z \sin \theta], \tag{10} \]
\[ \frac{1}{\pi} \int_{0}^{2\pi} V_d(\phi) \sin \phi d\phi = V_{d0}(I_{d0}, I_{d1}, \theta, \theta_a, B_c) = -I_{d1} [R_z \sin \theta - X_z \cos \theta]. \tag{11} \]

By equations (8), (10), and (11) we have established three relations among a set of nine variables and parameters
\[ \{I_{d0}, I_{d1}, \theta, \theta_a, R_z, X_z, B_c, V_{ON}, V_{DD}\}. \tag{12} \]

Clearly, some of the components are fixed constants in a design task, but still more constraints are required to solve the transistor loading problem. Relevant candidates are
\[ \text{Output Power: } P_{ou} = R_z I_{d1}^2 / 2, \tag{13} \]
\[ \text{Efficiency: } \eta = R_z I_{d1}^2 / 2L_d V_{DD}, \tag{14} \]
\[ \text{Maximum Current: } I_{d\text{max}} = I_{d0} + I_{d1}, \tag{15} \]
\[ \text{Maximum Voltage: } V_{d\text{max}} = V_d(\theta_a), \tag{16} \]
\[ \text{No Switching Loss: } v_{cew} = V_d(\theta_a) - V_{ON} = 0. \tag{17} \]

The last condition is a prerequisite for class E operation, but in literature, it is commonly followed by the additional requirement that the current through the switch must be zero at the switching instant. This conditions is referred to as "optimal" switching, although it is hard to follow the rationale behind the term as the condition, which reads,
\[ v_{cew} = V_d(\theta_a) - V_{ON} = 0. \tag{18} \]

This condition is a prerequisite for class E operation, but in literature, it is commonly followed by the additional requirement that the current through the switch must be zero at the switching instant. This conditions is referred to as "optimal" switching, although it is hard to follow the rationale behind the term as the condition, which reads,
\[ I_d(\theta_a) = I_{d0} + I_{d1} \cos(\theta_a - \theta) = 0, \tag{18} \]

IV. NUMERICAL SOLUTION

To demonstrate a numerical solution to the amplifier loading problem, we consider the task of designing a 50W, 435MHz, narrowband amplifier using the MRF373A LDMOS transistor from Freescale with 28V supply voltage. The transistor may be used to 75W and it has a drain voltage rating of

---

\(^1\) Expression details are summarized below in the appendix.
70 V. To stay safe we shall limit the maximum drain voltage to 80% of the rating. The transistor has an output capacitance of 49 pF and the dynamic on-voltage is set to 4.5 V. Thereby three of the quantities in (11) are initially fixed,

\[ B_0 = 0.134, \quad V_{GW} = 4.5 V, \quad V_{DD} = 28 V. \]  

(19)

In the solution process, the switch opening angle \( \theta_a \) is swept as an independent variable, and the numerical process must solve for the remaining five unknowns, \( I_{d0}, I_{d1}, \theta_a, R_L, \) and \( X_L \). Besides the three basic conditions (8), (10), and (11), the output power (13) and the maximum voltage (16) requirements are enforced using

\[ P_{out} = 50 W, \quad V_{d, \text{max}} = 56 V. \]  

(20)

The actual solution process is undertaken by the “fsolve” equation solver routine from the optimization toolbox in MATLAB, and we get the results that are shown in Fig.3. The horizontal axes span the whole range of opening angles \( \theta_a \) where the solutions are meaningful, real-valued quantities. The unknowns that are determined by the numerical process are shown in Fig.3 (a) and (b). On basis of the solutions the resultant efficiency and the voltages \( V_{cw} \), which are short-circuited by the switch, are calculated and shown in Fig.3 (c).

It is obvious that there is a simultaneous maximum in efficiency and minimum in \( V_{cw} \). For a series-tuned amplifier with maximum efficiency, the solution curves provide the following design data,

\[ \theta_{\text{max}, \eta} = 247^\circ \Rightarrow \eta = 73.6\%, \quad R_L = 3.70 \Omega, \quad X_L = 3.35 \Omega. \]  

(21)

The result shows that the penalty for staying with a safe maximum drain voltage is a reduction in efficiency from the upper bound in (4), which gives,

\[ \eta_{\text{opt}} = 1 - 4.5 / 28 = 0.84 \quad \square \quad 84\%. \]  

(22)

V. AMPLIFIER DESIGN SUMMARY

The schematic of the final amplifier is shown in Fig.4 by the corresponding simulation setup for ADS (Advanced Design System from Agilent). The transistor model to be employed comes from the design library that may be downloaded from Freescale. Series tuning is enforced in the circuit by series connecting inductors in the signal path directly to the transistor terminals leads (short, broad transmission lines). At the output side of the transistor \( L_{o1}, C_{o1}, \) and \( C_{o2} \) transform the external load to the drain load impedance in (21). Before the input matching circuit was established, the correctly loaded circuit was driven by a sinusoidal current, which was adjusted to provide the desired output power in simulation. By this step we implicitly incorporate the opening angle in the practical
design process. It is done by recording and, subsequently, by power matching to the corresponding large signal input impedance through the \( L_1, C_1, \) and \( C_2 \) circuit.

The frequency characteristics for output power, gain, and input matching achieved by this approach are summarized by Fig.5 and Table I.

**TABLE I. AMPLIFIER PERFORMANCE**

<table>
<thead>
<tr>
<th>Measure</th>
<th>( P_{\text{out}} ) [W]</th>
<th>Eff. %</th>
<th>( I_{\text{DD}} ) [A]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Measured</td>
<td>50.1</td>
<td>68.0</td>
<td>2.63</td>
</tr>
<tr>
<td>Simulated (ADS)</td>
<td>50.1</td>
<td>78.0</td>
<td>2.30</td>
</tr>
<tr>
<td>Switch Model</td>
<td>50.0</td>
<td>73.6</td>
<td>2.43</td>
</tr>
</tbody>
</table>

**VI. DISCUSSIONS AND CONCLUSIONS**

Considering the three levels of methods and result that are summarized by Fig.5 and TABLE I, they are in remarkably good agreement compared to RF power amplifiers simulation standards, so the series tuning approach, which was presented in this paper, has proven useful in practice.

There is room for improvement in the series tuned switch model of the transistor loading. This becomes clear, if we consider the wave-shapes of the simulated drain voltages and currents in Fig.6. It is seen that the assumption of a constant dynamic on-voltage is reasonable. The switching in the simulation, however, is not instant and the dynamic on-voltage is not completely constant. It should be investigated how we may compensate for a finite switching period and make a more refined on-voltage description, like it was done in an earlier successful attempt to cope with bipolar power-amplifiers in a similar way [4].

Regarding simulations, where the supplied model seems to overestimate realities, it should be kept in mind that the prevailing situation a few years ago was that practically no RF power amplifier designer trusted any form of simulations. It is demonstrated above that the quality of the simulation models have reached a level where they successfully may contribute to the design process, here by translating simplified theoretical design criteria into useful circuit matching parameters.

**APPENDIX, VOLTAGE COMPONENTS IN (8), (10), AND (11)**

\[
V_{d0}(I_{d0}, I_{d1}, \theta, \theta_0, B_c, V_{ON}) = V_{ON} + \frac{1}{2\pi B_c}\left[\frac{I_{d0}\theta^2_0}{2} + I_{d1}\{\theta_0 \sin \theta + \cos \theta - \cos(\theta_0 - \theta)\}\right] \tag{23}
\]

\[
V_{d1}(I_{d0}, I_{d1}, \theta, \theta_0, B_c) = -\frac{1}{4\pi B_c}\left[I_{d0}\{\cos \theta_0 + \sin \theta_0 - 1\} + \frac{I_{d1}}{4}\right] \times \{-2\theta_0 \sin \theta_0 - \cos(2\theta_0 - \theta) + \cos \theta + 4 \sin \theta \sin \theta_0\} \tag{24}
\]

\[
V_{d10}(I_{d0}, I_{d10}, \theta_0, \theta_0, B_c) = -\frac{1}{4\pi B_c}\left[I_{d0}\{\sin \theta_0 - \cos \theta_0 \cos \theta_0\} + \frac{I_{d10}}{4}\right] \times \{2\theta_0 \cos \theta_0 - \sin(2\theta_0 - \theta) + 3 \sin \theta - 4 \sin \theta_0 \cos \theta_0\} \tag{25}
\]

**REFERENCES**


