Task Based Programming on Embedded Multicores

Schleuniger, Pascal; Karlsson, Sven

Publication date: 2013

Document Version: Publisher's PDF, also known as Version of record

Link back to DTU Orbit

Motivation

- Directory based cache coherency protocols have drawbacks:
  - They introduce a high communication overhead.
  - Induced latency limits the scalability of the system.
  - Directories may occupy up to 20% of the total memory.
  - Low power efficiency.
  - High design and implementation complexity. State machines have a multitude of transitional states.
- We argue that parallelism should be expressed using a task based model. We also claim this will simplify the cache coherency protocol.

Contributions

- We design a scalable high performance multicore platform on FPGA.
- We outline the runtime environment needed to support task models.
- We only do cache coherency operations at task boundaries to simplify the cache coherency protocol.

Architecture

- Processor Core
  - Tinuso processor core optimized for a high throughput on FPGA.
  - 8-stage single issue, in-order pipeline, support of predicated instructions.
  - Support both hard- and soft float operations.
  - Full GCC based tool suite: GCC, Binutils tools, and NewlibC library
- Network Interconnect
  - Generic 2D mesh on-chip network optimized for FPGA implementation.
  - Packet switched, deadlock free XY-routing scheme.
  - 1 cycle latency per network hop.
  - Peak switching data rate of 9.6 Gbits/s per link.
- Simulation Environment
  - Platform independent behavior level VHDL.
  - Full system simulator with the GHDL open source VHDL compiler.
  - Simulator runs ELF executables.
  - Simulation speed: 1 kHz for single core / 10 Hz for a 64 core system.
  - Allows for monitoring and plot network traffic and CPU utilization.

Task Model Example

- Task semantics:
  - C extensions to spawn and synchronize tasks.
  - Use “spawn” keyword to create a number of parallel tasks.
  - Each core has its own queue of tasks.
  - Spawned tasks are put on the top of the spawning core’s task queue.
  - Idle cores steal work form the bottom of the task queues of other cores.
  - Use “sync” keyword to wait for parallel tasks to finish.
  - Nested tasks are possible.

Memory Consistency Model:

- Only task stealing leads to coherency actions.
- Between parallel tasks, memory is not kept coherent.
- In a set of parallel tasks, there can only be either a single reader and writer of a memory location or multiple readers. It is up to the programmer to assure this.
- If and only if a stolen task finishes, memory coherency actions take place.
- Sync operations only complete once memory coherency actions have finished.
- Hardware support for synchronization primitives to avoid spin-locks.

Implementation:

- Support of “load-linked” and “store conditional” operations to steal tasks and to synchronize.

Conclusions

- We design and implement a scalable high performance multicore platform on FPGA.
- We outline the runtime environment for tasks:
  - global shared address space
  - cache coherency operations are only done at task boundaries to simplify the cache coherency protocol
- We envision hardware support for synchronization primitives to avoid spin-locks.

References

- B. Choi et al. DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism. In PACT ’11, pages 155-166, 2011