Ultra-low Voltage CMOS Cascode Amplifier

Torsten Lehmann, Marco Cassia

    Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

    932 Downloads (Pure)

    Abstract

    In this paper, we design a folded cascode operational transconductance amplifier in a standard CMOS process, which has a measured 69 dB DC gain, a 2 MHz bandwidth and compatible input- and output voltage levels at a 1 V power supply. This is done by a novel Current Driven Bulk (CDB) technique, which reduces the MOST threshold voltage by forcing a constant current though the transistor bulk terminal. We also look at limitations and improvements of this CDB technique.
    Original languageEnglish
    Title of host publicationProc. 26th European Solid-State Circuits Conference.
    PublisherIEEE
    Publication date2000
    Pages3-6
    Publication statusPublished - 2000
    Event26th European Solid-State Circuits Conference - Stockholm, Sweden
    Duration: 19 Sep 200021 Sep 2000
    Conference number: 26

    Conference

    Conference26th European Solid-State Circuits Conference
    Number26
    Country/TerritorySweden
    CityStockholm
    Period19/09/200021/09/2000

    Bibliographical note

    Copyright 2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

    Fingerprint

    Dive into the research topics of 'Ultra-low Voltage CMOS Cascode Amplifier'. Together they form a unique fingerprint.

    Cite this