Multi-core processors for real-time systems need to have a time-predictable way of communicating. The use of a single, external shared memory is the standard for multi-core processor communication. However, this solution is hardly time-predictable. This paper presents a time-predictable solution for communication between cores, a distributed shared memory using a network-on-chip. The network-on-chip supports reading and writing data to and from distributed on-chip memory. This paper covers the implementation of time-predictable read requests on a network-on-chip. The network is implemented using static schedules, and time-division multiplexing, enabling predictions for worst-case execution time. The implementation attempts to keep buffering as low as possible to obtain a small footprint. The solution has been implemented and successfully synthesized with a multi-core system on an FPGA. Finally, we show resource and performance measurements.
- Distributed memory
- Realtime systems
Petersen, M. B., Riber, A. V., Andersen, S. T., & Schoeberl, M. (2019). Time-predictable distributed shared on-chip memory. Microprocessors and Microsystems, 71, . https://doi.org/10.1016/j.micpro.2019.102896