Time-Predictable Distributed Shared Memory for Multi-Core Processors

Morten B. Petersen, Anthon V. Riber, Simon T. Andersen, Martin Schoeberl

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

59 Downloads (Pure)

Abstract

Multi-core processors for real-time systems need to have a time-predictable way of communicating. The use of a single, external shared memory is the standard for multicore processor communication. However, this solution is hardly time predictable. This paper presents a time-predictable solution for communication between cores, a distributed shared memory using a network-on-chip. The network-on-chip supports reading and writing data to and from distributed on-chip memory. This paper covers the implementation of time-predictable read requests on a network-on-chip. The network is implemented using statically scheduled, time-division multiplexing, enabling predictions for worst-case execution time. The implementation attempts to keep buffering as low as possible to obtain a small footprint. The solution has been implemented and successfully synthesized with a multi-core system on an FPGA. Finally, we show resource and performance measurements.
Original languageEnglish
Title of host publicationProceedings of 2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip
PublisherIEEE
Publication date2018
Pages1-7
ISBN (Print)9781538676561
DOIs
Publication statusPublished - 2018
Event2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC) - Tallink Spa & Conference Hotel, Tallinn, Estonia
Duration: 30 Oct 201831 Oct 2018

Conference

Conference2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC)
LocationTallink Spa & Conference Hotel
CountryEstonia
CityTallinn
Period30/10/201831/10/2018

Keywords

  • NoC
  • Distributed memory
  • Real-time systems

Cite this

Petersen, M. B., Riber, A. V., Andersen, S. T., & Schoeberl, M. (2018). Time-Predictable Distributed Shared Memory for Multi-Core Processors. In Proceedings of 2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (pp. 1-7). IEEE. https://doi.org/10.1109/NORCHIP.2018.8573463