Three-Phase PLL for Grid-Connected Power Converters under Both Amplitude and Phase Unbalanced Conditions

Md. Shamim Reza*, Fahmid Sadeque, Md Maruf Hossain, Amer M. Y. M. Ghias, Vassilios Agelidis

*Corresponding author for this work

Research output: Contribution to journalJournal articleResearchpeer-review

Abstract

This paper proposes a technique for accurate phase estimation of distorted three-phase grid voltages including unbalanced amplitudes and/or phase angles. An adaptive cascaded delayed signal cancellation (CDSC) strategy is used for the generation of the amplitude balanced three-phase voltages. The CDSC strategy also eliminates both odd and even harmonics from the input voltage. An algorithm is also reported for removing the phase angle deviations from the three-phase voltages including unbalanced phase angles. Finally, a phase-locked loop (PLL) is applied to estimate the phase angle of the reference phase voltage. It requires only one PLL to estimate three phase angles of the thee-phase voltages, respectively, suffering from the unbalanced amplitudes and phase angles. It is also immune to harmonic distortions at changeable frequency environment. When compared to the CDSC-PLL and dqCDSC-PLL techniques reported in the technical literature, it can provide improved phase estimation under amplitude and phase unbalanced condition. Simulated and experimental results of the technique are acquired from the MATLAB/Simulink and dSPACE1104 control board platform, respectively, for a number of case studies observed in the grid voltage.
Original languageEnglish
JournalI E E E Transactions on Industrial Electronics
Volume66
Issue number11
Pages (from-to)8881 - 8891
ISSN0278-0046
DOIs
Publication statusPublished - 2019

Keywords

  • Harmonics
  • Phase angle estimation
  • Phaselocked loop (PLL)
  • Synchronization
  • Three-phase voltage

Cite this

Reza, Md. Shamim ; Sadeque, Fahmid ; Hossain, Md Maruf ; Ghias, Amer M. Y. M. ; Agelidis, Vassilios. / Three-Phase PLL for Grid-Connected Power Converters under Both Amplitude and Phase Unbalanced Conditions. In: I E E E Transactions on Industrial Electronics. 2019 ; Vol. 66, No. 11. pp. 8881 - 8891.
@article{b0c57359eefd4b038a39cf0aeb40af11,
title = "Three-Phase PLL for Grid-Connected Power Converters under Both Amplitude and Phase Unbalanced Conditions",
abstract = "This paper proposes a technique for accurate phase estimation of distorted three-phase grid voltages including unbalanced amplitudes and/or phase angles. An adaptive cascaded delayed signal cancellation (CDSC) strategy is used for the generation of the amplitude balanced three-phase voltages. The CDSC strategy also eliminates both odd and even harmonics from the input voltage. An algorithm is also reported for removing the phase angle deviations from the three-phase voltages including unbalanced phase angles. Finally, a phase-locked loop (PLL) is applied to estimate the phase angle of the reference phase voltage. It requires only one PLL to estimate three phase angles of the thee-phase voltages, respectively, suffering from the unbalanced amplitudes and phase angles. It is also immune to harmonic distortions at changeable frequency environment. When compared to the CDSC-PLL and dqCDSC-PLL techniques reported in the technical literature, it can provide improved phase estimation under amplitude and phase unbalanced condition. Simulated and experimental results of the technique are acquired from the MATLAB/Simulink and dSPACE1104 control board platform, respectively, for a number of case studies observed in the grid voltage.",
keywords = "Harmonics, Phase angle estimation, Phaselocked loop (PLL), Synchronization, Three-phase voltage",
author = "Reza, {Md. Shamim} and Fahmid Sadeque and Hossain, {Md Maruf} and Ghias, {Amer M. Y. M.} and Vassilios Agelidis",
year = "2019",
doi = "10.1109/TIE.2019.2893857",
language = "English",
volume = "66",
pages = "8881 -- 8891",
journal = "I E E E Transactions on Industrial Electronics",
issn = "0278-0046",
publisher = "Institute of Electrical and Electronics Engineers",
number = "11",

}

Three-Phase PLL for Grid-Connected Power Converters under Both Amplitude and Phase Unbalanced Conditions. / Reza, Md. Shamim; Sadeque, Fahmid ; Hossain, Md Maruf; Ghias, Amer M. Y. M.; Agelidis, Vassilios.

In: I E E E Transactions on Industrial Electronics, Vol. 66, No. 11, 2019, p. 8881 - 8891.

Research output: Contribution to journalJournal articleResearchpeer-review

TY - JOUR

T1 - Three-Phase PLL for Grid-Connected Power Converters under Both Amplitude and Phase Unbalanced Conditions

AU - Reza, Md. Shamim

AU - Sadeque, Fahmid

AU - Hossain, Md Maruf

AU - Ghias, Amer M. Y. M.

AU - Agelidis, Vassilios

PY - 2019

Y1 - 2019

N2 - This paper proposes a technique for accurate phase estimation of distorted three-phase grid voltages including unbalanced amplitudes and/or phase angles. An adaptive cascaded delayed signal cancellation (CDSC) strategy is used for the generation of the amplitude balanced three-phase voltages. The CDSC strategy also eliminates both odd and even harmonics from the input voltage. An algorithm is also reported for removing the phase angle deviations from the three-phase voltages including unbalanced phase angles. Finally, a phase-locked loop (PLL) is applied to estimate the phase angle of the reference phase voltage. It requires only one PLL to estimate three phase angles of the thee-phase voltages, respectively, suffering from the unbalanced amplitudes and phase angles. It is also immune to harmonic distortions at changeable frequency environment. When compared to the CDSC-PLL and dqCDSC-PLL techniques reported in the technical literature, it can provide improved phase estimation under amplitude and phase unbalanced condition. Simulated and experimental results of the technique are acquired from the MATLAB/Simulink and dSPACE1104 control board platform, respectively, for a number of case studies observed in the grid voltage.

AB - This paper proposes a technique for accurate phase estimation of distorted three-phase grid voltages including unbalanced amplitudes and/or phase angles. An adaptive cascaded delayed signal cancellation (CDSC) strategy is used for the generation of the amplitude balanced three-phase voltages. The CDSC strategy also eliminates both odd and even harmonics from the input voltage. An algorithm is also reported for removing the phase angle deviations from the three-phase voltages including unbalanced phase angles. Finally, a phase-locked loop (PLL) is applied to estimate the phase angle of the reference phase voltage. It requires only one PLL to estimate three phase angles of the thee-phase voltages, respectively, suffering from the unbalanced amplitudes and phase angles. It is also immune to harmonic distortions at changeable frequency environment. When compared to the CDSC-PLL and dqCDSC-PLL techniques reported in the technical literature, it can provide improved phase estimation under amplitude and phase unbalanced condition. Simulated and experimental results of the technique are acquired from the MATLAB/Simulink and dSPACE1104 control board platform, respectively, for a number of case studies observed in the grid voltage.

KW - Harmonics

KW - Phase angle estimation

KW - Phaselocked loop (PLL)

KW - Synchronization

KW - Three-phase voltage

U2 - 10.1109/TIE.2019.2893857

DO - 10.1109/TIE.2019.2893857

M3 - Journal article

VL - 66

SP - 8881

EP - 8891

JO - I E E E Transactions on Industrial Electronics

JF - I E E E Transactions on Industrial Electronics

SN - 0278-0046

IS - 11

ER -