Theoretical and experimental investigation of a balanced phase-locked loop based clock recovery at a bit rate of 160 Gb/s

Darko Zibar; Leif Katsuo Oxenløwe; Anders Clausen; Jesper Mørk

doi:10.1109/LEOS.2003.1251827

Theoretical and experimental investigation of a balanced phase-locked loop based clock recovery at a bit rate of 160 Gb/s

Darko Zibar, Leif Katsuo Oxenløwe, Anders Clausen, Jesper Mørk

Department of Photonics Engineering

Research output: Chapter in Book/Report/Conference proceeding › Article in proceedings › Research › peer-review

248 Downloads (Pure)

Abstract

This paper describes a mathematical model of a balanced opto-electronic phase-locked loop (OPLL), which is required to be very fast for some network applications. OPLL is investigated in terms of clock pulse width, loop filter gain and residuals of the balancing DC level. Based on the guidelines from the theoretical evaluations, a very simple experimental demonstration including a single electroabsorption modulator as phase comparator is constructed.

Original language	English
Title of host publication	Technical Digest IEEE Laser and Elektro-Optics Society Annual Meeting
Publisher	IEEE
Publication date	2003
Pages	TuY5
ISBN (Print)	0-7803-7888-1
DOIs	https://doi.org/10.1109/LEOS.2003.1251827
Publication status	Published - 2003
Event	Technical Digest IEEE Laser and Elektro-Optics Society Annual Meeting - Duration: 1 Jan 2003 → …

Conference

Conference	Technical Digest IEEE Laser and Elektro-Optics Society Annual Meeting
Period	01/01/2003 → …

Bibliographical note

Copyright: 2003 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE

Access to Document

10.1109/LEOS.2003.1251827

ZibarFinal published version, 152 KB

Cite this

@inproceedings{b1c75c3d3d49481abe905f9c138b1e3a,

title = "Theoretical and experimental investigation of a balanced phase-locked loop based clock recovery at a bit rate of 160 Gb/s",

abstract = "This paper describes a mathematical model of a balanced opto-electronic phase-locked loop (OPLL), which is required to be very fast for some network applications. OPLL is investigated in terms of clock pulse width, loop filter gain and residuals of the balancing DC level. Based on the guidelines from the theoretical evaluations, a very simple experimental demonstration including a single electroabsorption modulator as phase comparator is constructed.",

author = "Darko Zibar and Oxenl{\o}we, {Leif Katsuo} and Anders Clausen and Jesper M{\o}rk",

note = "Copyright: 2003 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE; Technical Digest IEEE Laser and Elektro-Optics Society Annual Meeting ; Conference date: 01-01-2003",

year = "2003",

doi = "10.1109/LEOS.2003.1251827",

language = "English",

isbn = "0-7803-7888-1",

pages = "TuY5",

booktitle = "Technical Digest IEEE Laser and Elektro-Optics Society Annual Meeting",

publisher = "IEEE",

address = "United States",

}

Zibar, D , Oxenløwe, LK , Clausen, A & Mørk, J 2003, Theoretical and experimental investigation of a balanced phase-locked loop based clock recovery at a bit rate of 160 Gb/s. in Technical Digest IEEE Laser and Elektro-Optics Society Annual Meeting. IEEE, pp. TuY5, Technical Digest IEEE Laser and Elektro-Optics Society Annual Meeting, 01/01/2003. https://doi.org/10.1109/LEOS.2003.1251827

Theoretical and experimental investigation of a balanced phase-locked loop based clock recovery at a bit rate of 160 Gb/s. / Zibar, Darko ; Oxenløwe, Leif Katsuo ; Clausen, Anders ; Mørk, Jesper.

Technical Digest IEEE Laser and Elektro-Optics Society Annual Meeting. IEEE, 2003. p. TuY5.

Research output: Chapter in Book/Report/Conference proceeding › Article in proceedings › Research › peer-review

TY - GEN

T1 - Theoretical and experimental investigation of a balanced phase-locked loop based clock recovery at a bit rate of 160 Gb/s

AU - Zibar, Darko

AU - Oxenløwe, Leif Katsuo

AU - Clausen, Anders

AU - Mørk, Jesper

N1 - Copyright: 2003 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE

PY - 2003

Y1 - 2003

N2 - This paper describes a mathematical model of a balanced opto-electronic phase-locked loop (OPLL), which is required to be very fast for some network applications. OPLL is investigated in terms of clock pulse width, loop filter gain and residuals of the balancing DC level. Based on the guidelines from the theoretical evaluations, a very simple experimental demonstration including a single electroabsorption modulator as phase comparator is constructed.

AB - This paper describes a mathematical model of a balanced opto-electronic phase-locked loop (OPLL), which is required to be very fast for some network applications. OPLL is investigated in terms of clock pulse width, loop filter gain and residuals of the balancing DC level. Based on the guidelines from the theoretical evaluations, a very simple experimental demonstration including a single electroabsorption modulator as phase comparator is constructed.

U2 - 10.1109/LEOS.2003.1251827

DO - 10.1109/LEOS.2003.1251827

M3 - Article in proceedings

SN - 0-7803-7888-1

SP - TuY5

BT - Technical Digest IEEE Laser and Elektro-Optics Society Annual Meeting

PB - IEEE

T2 - Technical Digest IEEE Laser and Elektro-Optics Society Annual Meeting

Y2 - 1 January 2003

ER -

Theoretical and experimental investigation of a balanced phase-locked loop based clock recovery at a bit rate of 160 Gb/s

Abstract

Conference

Bibliographical note

Access to Document

Fingerprint

Cite this