The ReNoC Reconfigurable Network-on-Chip: Architecture, Configuration Algorithms, and Evaluation

Matthias Bo Stuart, Mikkel Bystrup Stensgaard, Jens Sparsø

Research output: Contribution to journalJournal articleResearchpeer-review

637 Downloads (Pure)


This article presents a reconfigurable network-on-chip architecture called ReNoC, which is intended for use in general-purpose multiprocessor system-on-chip platforms, and which enables application-specific logical NoC topologies to be configured, thus providing both efficiency and flexibility. The article presents three novel algorithms that synthesize an application-specific NoC topology, map it onto the physical ReNoC architecture, and create deadlock-free, application-specific routing algorithms. We apply our algorithms to a mixture of real and synthetic applications and target three different physical architectures. Compared to a conventional NoC, ReNoC reduces power consumption by up to 58% on average.
Original languageEnglish
JournalA C M Transactions on Embedded Computing Systems
Issue number4
Pages (from-to)45:1-45:26
Publication statusPublished - 2011


  • Experimentation
  • Algorithms
  • System-on-chip
  • Mapping
  • Configuration
  • Routing
  • Performance
  • Synthesis
  • Network-on-chip


Dive into the research topics of 'The ReNoC Reconfigurable Network-on-Chip: Architecture, Configuration Algorithms, and Evaluation'. Together they form a unique fingerprint.

Cite this