Due to large variations in temperature in VLSI circuits and the linear relationship between metal resistance and temperature, the delay through wires of the same length can be different. Traditional thermal aware floorplanning algorithms use wirelength to estimate delay and routability. In this work, we show that using wirelength as the evaluation metric does not always produce a floorplan with the shortest delay. We propose a temperature dependent wire delay estimation method for thermal aware floorplanning algorithms, which takes into account the thermal effect on wire delay. The experiment results show that a shorter delay can be achieved using the proposed method. In addition, we also discuss the congestion and reliability issues as they are closely related to routing and temperature.
|Title of host publication||Proceedings of NORCHIP 2011|
|Publication status||Published - 2011|
|Event||29th NORCHIP Conference: The Nordic Microelectronics event - Lund, Sweden|
Duration: 14 Nov 2011 → 15 Nov 2011
|Conference||29th NORCHIP Conference|
|Period||14/11/2011 → 15/11/2011|