We present an approach to the synthesis of fault-tolerant hard real-time systems for safety-critical applications. We use checkpointing with rollback recovery and active replication for tolerating transient faults. Processes are statically scheduled and communications are performed using the time-triggered protocol. Our synthesis approach decides the assignment of fault-tolerance policies to processes, the optimal placement of checkpoints and the mapping of processes to processors such that transient faults are tolerated and the timing constraints of the application are satisfied. We present several synthesis algorithms which are able to find fault-tolerant implementations given a limited amount of resources. The developed algorithms are evaluated using extensive experiments, including a real-life example.
|Title of host publication||International Workshop on Electronic Design, Test & Applications|
|Publication status||Published - 2006|
|Event||Third IEEE International Workshop on Electronic Design, Test and Applications, 2006. DELTA 2006 - |
Duration: 1 Jan 2006 → …
|Conference||Third IEEE International Workshop on Electronic Design, Test and Applications, 2006. DELTA 2006|
|Period||01/01/2006 → …|
Bibliographical noteCopyright note for papers published by the IEEE Computer Society: Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works, must be obtained from the IEEE.
Izosimov, V., Pop, P., Eles, P., & Peng, Z. (2006). Synthesis of Fault-Tolerant Embedded Systems with Checkpointing and Replication. In International Workshop on Electronic Design, Test & Applications (pp. 440-447) https://doi.org/10.1109/DELTA.2006.83