Scheduling and Voltage Scaling for Energy/Reliability Trade-offs in Fault-Tolerant Time-Triggered Embedded Systems

Paul Pop, Kåre Harbo Poulsen, Viacheslav Izosimov, Petru Eles

    Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

    580 Downloads (Pure)

    Abstract

    In this paper we present an approach to the scheduling and voltage scaling of low-power fault-tolerant hard real-time applications mapped on distributed heterogeneous embedded systems. Processes and messages are statically scheduled, and we use process re-execution for recovering from multiple transient faults. Addressing simultaneously energy and reliability is especially challenging because lowering the voltage to reduce the energy consumption has been shown to exponentially increase the number of transient faults. In addition, time-redundancy based fault-tolerance techniques such as re-execution and dynamic voltage scaling-based low-power techniques are competing for the slack in the schedules. Our approach decides the voltage levels and start times of processes and the transmission times of messages, such that the transient faults are tolerated, the timing constraints of the application are satisfied and the energy is minimized. We present a constraint logic programming- based approach which is able to find reliable and schedulable implementations within limited energy and hardware resources. The developed algorithms have been evaluated using extensive experiments.
    Original languageEnglish
    Title of host publicationProceedings of the 5th International Conference on Hardware/Software Codesign and System Synthesis
    PublisherAssociation for Computing Machinery
    Publication date2007
    Pages233-238
    ISBN (Print)9781595938244
    DOIs
    Publication statusPublished - 2007
    Event5th International Conference on Hardware/Software Codesign and System Synthesis - Salzburg, Austria
    Duration: 30 Sep 20073 Oct 2007
    Conference number: 5

    Conference

    Conference5th International Conference on Hardware/Software Codesign and System Synthesis
    Number5
    CountryAustria
    CitySalzburg
    Period30/09/200703/10/2007

    Bibliographical note

    Copyright note for papers published by the IEEE Computer Society: Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works, must be obtained from the IEEE.

    Fingerprint Dive into the research topics of 'Scheduling and Voltage Scaling for Energy/Reliability Trade-offs in Fault-Tolerant Time-Triggered Embedded Systems'. Together they form a unique fingerprint.

    Cite this