Phase noise analysis and design of a 3-GHz bipolar differential colpitts VCO

Xiaoyan Wang, Ali Fard, Pietro Andreani

    Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

    Abstract

    This paper presents a low-phase-noise differential bipolar Colpitts VCO, implemented in a 0.35μm BiCMOS process. A time-variant phase noise analysis yields closed-form symbolic expressions for the dominant noise sources in the I/f2 phase-noise region. Measurements show a phase noise of -123 dBc/Hz at 1 MHz offset from a 2.8-3.1 GHz carrier, for a figure-of-merit of 183 dBc/Hz. A very good agreement between the derived theoretical formulas, spectreRF simulations, and measurements is observed.
    Original languageEnglish
    Title of host publicationProceedings of ESSCIRC 2005: 31st European Solid-State Circuits Conference
    Publication date2005
    Pages391-394
    Article number1541642
    ISBN (Print)978-078039205-2
    DOIs
    Publication statusPublished - 2005
    Event31st European Solid-State Circuits Conference - Grenoble, France
    Duration: 12 Sept 200516 Sept 2005
    Conference number: 31
    https://ieeexplore.ieee.org/xpl/conhome/10265/proceeding

    Conference

    Conference31st European Solid-State Circuits Conference
    Number31
    Country/TerritoryFrance
    CityGrenoble
    Period12/09/200516/09/2005
    Internet address

    Fingerprint

    Dive into the research topics of 'Phase noise analysis and design of a 3-GHz bipolar differential colpitts VCO'. Together they form a unique fingerprint.

    Cite this