Nonlinear Parasitic Capacitance Modelling of High Voltage Power MOSFETs in Partial SOI Process

Research output: Contribution to journalJournal article – Annual report year: 2016Researchpeer-review

View graph of relations

State-of-the-art power converter topologies such as resonant converters are either designed with or affected by the parasitic capacitances of the power switches. However, the power switches are conventionally characterized in terms of switching time and/or gate charge with little insight into the nonlinearities of the parasitic capacitances. This paper proposes a modelling method that can be utilized to systematically analyse the nonlinear parasitic capacitances. The existing ways of characterizing the off-state capacitance can be extended by the proposed circuit model that covers all the related states: off-state, sub-threshold region, and on-state in the linear region. A high voltage power MOSFET is designed in a partial Silicon on Insulator (SOI) process, with the bulk as a separate terminal. 3D plots and contour plots of the capacitances versus bias voltages for the transistor summarize the nonlinearities of the parasitic capacitances. The equivalent circuits in different states and the evaluation equations are provided.
Original languageEnglish
JournalElektronika ir Elektrotechnika
Volume22
Issue number3
Pages (from-to)37-43
ISSN1392-1215
DOIs
Publication statusPublished - 2016
CitationsWeb of Science® Times Cited: No match on DOI

    Research areas

  • Nonlinear circuits, Parasitic capacitance, Power MOSFET, Silicon-on-insulator

Download statistics

No data available

ID: 124281722