Multi-physic Analysis for GaN Transistor PCB Layout

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

242 Downloads (Pure)

Abstract

PCB layout for Gallium Nitride (GaN) transistor power loops are critical for achieving a stable operation in power converters. Optimal design should minimize the parasitic inductance as well as provide a low thermal resistance for heat dissipation. A multi-physic evaluation of performance between different PCB designs are made and a novel layout is proposed in this paper. The parasitic inductance and heat distribution of each layout are compared. The parasitic inductance is obtained from the oscillation frequency of the transistor drain-source voltage ringing. The thermal comparison is done with a combination of measurements and calculations. To ensure identical operating conditions, the buck converter adopts a modular design idea, where the plug-in totem poles of different designs are placed on the same motherboard. An optimized strategy for GaN transistor layout is given.
Original languageEnglish
Title of host publicationProceedings of 34th annual IEEE Applied Power Electronics Conference and Exposition
Number of pages7
PublisherIEEE
Publication date2019
Publication statusPublished - 2019
Event34th annual IEEE Applied Power Electronics Conference and Exposition - Anaheim convention center, Anaheim, United States
Duration: 17 Mar 201921 Mar 2019

Conference

Conference34th annual IEEE Applied Power Electronics Conference and Exposition
LocationAnaheim convention center
CountryUnited States
CityAnaheim
Period17/03/201921/03/2019

Keywords

  • Gallium Nitride
  • PCB layout
  • Parasitic inductance
  • Thermal analysis
  • Multi-physic simulation

Cite this

Sun, B., Jørgensen, K. L., Zhang, Z., & Andersen, M. A. E. (2019). Multi-physic Analysis for GaN Transistor PCB Layout. In Proceedings of 34th annual IEEE Applied Power Electronics Conference and Exposition IEEE.
Sun, Bainan ; Jørgensen, Kasper Lüthje ; Zhang, Zhe ; Andersen, Michael A. E. / Multi-physic Analysis for GaN Transistor PCB Layout. Proceedings of 34th annual IEEE Applied Power Electronics Conference and Exposition . IEEE, 2019.
@inproceedings{d3d1a91a83fd4617848e2ce74cb2bda6,
title = "Multi-physic Analysis for GaN Transistor PCB Layout",
abstract = "PCB layout for Gallium Nitride (GaN) transistor power loops are critical for achieving a stable operation in power converters. Optimal design should minimize the parasitic inductance as well as provide a low thermal resistance for heat dissipation. A multi-physic evaluation of performance between different PCB designs are made and a novel layout is proposed in this paper. The parasitic inductance and heat distribution of each layout are compared. The parasitic inductance is obtained from the oscillation frequency of the transistor drain-source voltage ringing. The thermal comparison is done with a combination of measurements and calculations. To ensure identical operating conditions, the buck converter adopts a modular design idea, where the plug-in totem poles of different designs are placed on the same motherboard. An optimized strategy for GaN transistor layout is given.",
keywords = "Gallium Nitride, PCB layout, Parasitic inductance, Thermal analysis, Multi-physic simulation",
author = "Bainan Sun and J{\o}rgensen, {Kasper L{\"u}thje} and Zhe Zhang and Andersen, {Michael A. E.}",
year = "2019",
language = "English",
booktitle = "Proceedings of 34th annual IEEE Applied Power Electronics Conference and Exposition",
publisher = "IEEE",
address = "United States",

}

Sun, B, Jørgensen, KL, Zhang, Z & Andersen, MAE 2019, Multi-physic Analysis for GaN Transistor PCB Layout. in Proceedings of 34th annual IEEE Applied Power Electronics Conference and Exposition . IEEE, 34th annual IEEE Applied Power Electronics Conference and Exposition, Anaheim, United States, 17/03/2019.

Multi-physic Analysis for GaN Transistor PCB Layout. / Sun, Bainan; Jørgensen, Kasper Lüthje; Zhang, Zhe; Andersen, Michael A. E.

Proceedings of 34th annual IEEE Applied Power Electronics Conference and Exposition . IEEE, 2019.

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

TY - GEN

T1 - Multi-physic Analysis for GaN Transistor PCB Layout

AU - Sun, Bainan

AU - Jørgensen, Kasper Lüthje

AU - Zhang, Zhe

AU - Andersen, Michael A. E.

PY - 2019

Y1 - 2019

N2 - PCB layout for Gallium Nitride (GaN) transistor power loops are critical for achieving a stable operation in power converters. Optimal design should minimize the parasitic inductance as well as provide a low thermal resistance for heat dissipation. A multi-physic evaluation of performance between different PCB designs are made and a novel layout is proposed in this paper. The parasitic inductance and heat distribution of each layout are compared. The parasitic inductance is obtained from the oscillation frequency of the transistor drain-source voltage ringing. The thermal comparison is done with a combination of measurements and calculations. To ensure identical operating conditions, the buck converter adopts a modular design idea, where the plug-in totem poles of different designs are placed on the same motherboard. An optimized strategy for GaN transistor layout is given.

AB - PCB layout for Gallium Nitride (GaN) transistor power loops are critical for achieving a stable operation in power converters. Optimal design should minimize the parasitic inductance as well as provide a low thermal resistance for heat dissipation. A multi-physic evaluation of performance between different PCB designs are made and a novel layout is proposed in this paper. The parasitic inductance and heat distribution of each layout are compared. The parasitic inductance is obtained from the oscillation frequency of the transistor drain-source voltage ringing. The thermal comparison is done with a combination of measurements and calculations. To ensure identical operating conditions, the buck converter adopts a modular design idea, where the plug-in totem poles of different designs are placed on the same motherboard. An optimized strategy for GaN transistor layout is given.

KW - Gallium Nitride

KW - PCB layout

KW - Parasitic inductance

KW - Thermal analysis

KW - Multi-physic simulation

M3 - Article in proceedings

BT - Proceedings of 34th annual IEEE Applied Power Electronics Conference and Exposition

PB - IEEE

ER -

Sun B, Jørgensen KL, Zhang Z, Andersen MAE. Multi-physic Analysis for GaN Transistor PCB Layout. In Proceedings of 34th annual IEEE Applied Power Electronics Conference and Exposition . IEEE. 2019