Multi-physic Analysis for GaN Transistor PCB Layout

Bainan Sun, Kasper Lüthje Jørgensen, Zhe Zhang, Michael A. E. Andersen

    Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

    729 Downloads (Pure)


    PCB layout for Gallium Nitride (GaN) transistor power loops are critical for achieving a stable operation in power converters. Optimal design should minimize the parasitic inductance as well as provide a low thermal resistance for heat dissipation. A multi-physic evaluation of performance between different PCB designs are made and a novel layout is proposed in this paper. The parasitic inductance and heat distribution of each layout are compared. The parasitic inductance is obtained from the oscillation frequency of the transistor drain-source voltage ringing. The thermal comparison is done with a combination of measurements and calculations. To ensure identical operating conditions, the buck converter adopts a modular design idea, where the plug-in totem poles of different designs are placed on the same motherboard. An optimized strategy for GaN transistor layout is given.
    Original languageEnglish
    Title of host publicationProceedings of 34th annual IEEE Applied Power Electronics Conference and Exposition
    Number of pages7
    Publication date2019
    Publication statusPublished - 2019
    Event2019 IEEE Applied Power Electronics Conference and Exposition - Anaheim convention center, Anaheim, United States
    Duration: 17 Mar 201921 Mar 2019


    Conference2019 IEEE Applied Power Electronics Conference and Exposition
    LocationAnaheim convention center
    Country/TerritoryUnited States
    Internet address


    • Gallium Nitride
    • PCB layout
    • Parasitic inductance
    • Thermal analysis
    • Multi-physic simulation


    Dive into the research topics of 'Multi-physic Analysis for GaN Transistor PCB Layout'. Together they form a unique fingerprint.

    Cite this