Memory architecture for efficient utilization of SDRAM: a case study of the computation/memory access trade-off

Thomas Møller Gleerup, Hans Erik Holten-Lund, Jan Madsen, Steen Pedersen

    Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

    458 Downloads (Pure)

    Abstract

    This paper discusses the trade-off between calculations and memory accesses in a 3D graphics tile renderer for visualization of data from medical scanners. The performance requirement of this application is a frame rate of 25 frames per second when rendering 3D models with 2 million triangles, i.e. 50 million triangles per second, sustained (not peak). At present, a software implementation is capable of 3-4 frames per second for a 1 million triangle model. By using direct evaluation of certain interpolation parameters instead of forward differencing, writing back parameters to SDRAM is avoided. In software, forward differencing is usually better, but in this hardware implementation, the trade-off has made it possible to develop a very regular memory architecture with a buffering system, which can reach 95% bandwidth utilization using off-the-shelf SDRAM, This is achieved by changing the algorithm to use a memory access strategy with write-only and read-only phases, and a buffering system, which uses round-robin bank write-access combined with burst read-access.
    Original languageEnglish
    Title of host publicationProceedings of the Eighth International Workshop on Hardware/Software Codesign
    Place of PublicationNew York
    Publication date2000
    Pages51-55
    ISBN (Print)1-58113-268-9
    Publication statusPublished - 2000
    Event8th International Workshop on Hardware/Software Codesign - San Diego,CA, United States
    Duration: 3 May 20005 May 2000
    Conference number: 8

    Conference

    Conference8th International Workshop on Hardware/Software Codesign
    Number8
    CountryUnited States
    CitySan Diego,CA
    Period03/05/200005/05/2000

    Bibliographical note

    Copyright: 2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE

    Cite this

    Gleerup, T. M., Holten-Lund, H. E., Madsen, J., & Pedersen, S. (2000). Memory architecture for efficient utilization of SDRAM: a case study of the computation/memory access trade-off. In Proceedings of the Eighth International Workshop on Hardware/Software Codesign (pp. 51-55). New York.