Abstract
The most compact implementation of the AES-128 algorithm was the 8-bit serial circuit proposed in the work of Moradi et. al. (Eurocrypt 2011). The circuit has an 8-bit datapath and occupies area equivalent to around 2400 GE. Since many authenticated encryption modes use the AES-128 algorithm as the underlying block cipher, we investigate if they can be implemented in a compact fashion using the 8-bit serialized AES circuit. In this context we investigate three authenticated encryption modes CLOC, SILC and AES-OTR. Using the standard cell library of the STM 90nm process, we implemented CLOC and SILC with around 3110 GE whereas AES-OTR was implemented with around 4720 GE.
| Original language | English |
|---|---|
| Title of host publication | Proceedings of the 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) |
| Publisher | IEEE |
| Publication date | 2016 |
| Pages | 71-74 |
| ISBN (Print) | 978-1-4673-8825-2 |
| DOIs | |
| Publication status | Published - 2016 |
| Event | 2016 IEEE International Symposium on Hardware Oriented Security and Trust - The Ritz-Carlton, McLean, United States Duration: 3 May 2016 → 5 May 2016 https://ieeexplore.ieee.org/xpl/conhome/7489989/proceeding |
Conference
| Conference | 2016 IEEE International Symposium on Hardware Oriented Security and Trust |
|---|---|
| Location | The Ritz-Carlton |
| Country/Territory | United States |
| City | McLean |
| Period | 03/05/2016 → 05/05/2016 |
| Internet address |
Keywords
- AES
- Authenticated Encryption
- CLOC
- AES- OTR
- SILC
- Serialized Implementation
Fingerprint
Dive into the research topics of 'Low-area hardware implementations of CLOC, SILC and AES-OTR'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver