Leros: The return of the accumulator machine

Martin Schoeberl; Morten Borup Petersen

doi:10.1007/978-3-030-18656-2_9

Leros: The return of the accumulator machine

Martin Schoeberl^*, Morten Borup Petersen

^*Corresponding author for this work

Technical University of Denmark

Research output: Chapter in Book/Report/Conference proceeding › Article in proceedings › Research › peer-review

690 Downloads (Orbit)

Abstract

An accumulator instruction set architecture is simpler than an instruction set of a (reduced instruction set computer) RISC architecture. Therefore, an accumulator instruction set that does within one instruction less than a typical RISC instruction is probably more “reduced” than a standard load/store register based RISC architecture. This paper presents Leros, an accumulator machine and its supporting C compiler. The hypothesis of the Leros instruction set architecture is that it can deliver the same performance as a RISC pipeline, but consumes less hardware and therefore also less power.

Original language	English
Title of host publication	Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings
Editors	Martin Schoeberl, Thilo Pionteck, Sascha Uhrig, Jürgen Brehm, Christian Hochberger
Number of pages	13
Publisher	Springer
Publication date	1 Jan 2019
Pages	115-127
ISBN (Print)	9783030186555
DOIs	https://doi.org/10.1007/978-3-030-18656-2_9
Publication status	Published - 1 Jan 2019
Event	32nd International Conference on Architecture of Computing Systems - Copenhagen, Denmark Duration: 20 May 2019 → 23 May 2019 Conference number: 32

Conference

Conference	32nd International Conference on Architecture of Computing Systems
Number	32
Country/Territory	Denmark
City	Copenhagen
Period	20/05/2019 → 23/05/2019

Series	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume	11479 LNCS
ISSN	0302-9743

Keywords

Embedded systems
Minimal processor

Access to Document

10.1007/978-3-030-18656-2_9

FulltextAccepted author manuscript, 143 KB

OpenUrl availability

Full text

Cite this

Schoeberl, Martin ; Petersen, Morten Borup. / Leros : The return of the accumulator machine. Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings. editor / Martin Schoeberl ; Thilo Pionteck ; Sascha Uhrig ; Jürgen Brehm ; Christian Hochberger. Springer, 2019. pp. 115-127 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol. 11479 LNCS).

@inproceedings{9d09912b298c4555807bcc52fbf965d1,

title = "Leros: The return of the accumulator machine",

abstract = "An accumulator instruction set architecture is simpler than an instruction set of a (reduced instruction set computer) RISC architecture. Therefore, an accumulator instruction set that does within one instruction less than a typical RISC instruction is probably more “reduced” than a standard load/store register based RISC architecture. This paper presents Leros, an accumulator machine and its supporting C compiler. The hypothesis of the Leros instruction set architecture is that it can deliver the same performance as a RISC pipeline, but consumes less hardware and therefore also less power.",

keywords = "Embedded systems, Minimal processor",

author = "Martin Schoeberl and Petersen, {Morten Borup}",

year = "2019",

month = jan,

day = "1",

doi = "10.1007/978-3-030-18656-2_9",

language = "English",

isbn = "9783030186555",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

publisher = "Springer",

pages = "115--127",

editor = "Martin Schoeberl and Thilo Pionteck and Sascha Uhrig and J{\"u}rgen Brehm and Christian Hochberger",

booktitle = "Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings",

note = "32nd International Conference on Architecture of Computing Systems, ARCS 2019 ; Conference date: 20-05-2019 Through 23-05-2019",

}

Schoeberl, M & Petersen, MB 2019, Leros: The return of the accumulator machine. in M Schoeberl, T Pionteck, S Uhrig, J Brehm & C Hochberger (eds), Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings. Springer, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 11479 LNCS, pp. 115-127, 32nd International Conference on Architecture of Computing Systems, Copenhagen, Denmark, 20/05/2019. https://doi.org/10.1007/978-3-030-18656-2_9

Leros: The return of the accumulator machine. / Schoeberl, Martin; Petersen, Morten Borup.
Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings. ed. / Martin Schoeberl; Thilo Pionteck; Sascha Uhrig; Jürgen Brehm; Christian Hochberger. Springer, 2019. p. 115-127 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol. 11479 LNCS).

Research output: Chapter in Book/Report/Conference proceeding › Article in proceedings › Research › peer-review

TY - GEN

T1 - Leros

T2 - 32nd International Conference on Architecture of Computing Systems

AU - Schoeberl, Martin

AU - Petersen, Morten Borup

N1 - Conference code: 32

PY - 2019/1/1

Y1 - 2019/1/1

N2 - An accumulator instruction set architecture is simpler than an instruction set of a (reduced instruction set computer) RISC architecture. Therefore, an accumulator instruction set that does within one instruction less than a typical RISC instruction is probably more “reduced” than a standard load/store register based RISC architecture. This paper presents Leros, an accumulator machine and its supporting C compiler. The hypothesis of the Leros instruction set architecture is that it can deliver the same performance as a RISC pipeline, but consumes less hardware and therefore also less power.

AB - An accumulator instruction set architecture is simpler than an instruction set of a (reduced instruction set computer) RISC architecture. Therefore, an accumulator instruction set that does within one instruction less than a typical RISC instruction is probably more “reduced” than a standard load/store register based RISC architecture. This paper presents Leros, an accumulator machine and its supporting C compiler. The hypothesis of the Leros instruction set architecture is that it can deliver the same performance as a RISC pipeline, but consumes less hardware and therefore also less power.

KW - Embedded systems

KW - Minimal processor

U2 - 10.1007/978-3-030-18656-2_9

DO - 10.1007/978-3-030-18656-2_9

M3 - Article in proceedings

AN - SCOPUS:85065893065

SN - 9783030186555

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 115

EP - 127

BT - Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings

A2 - Schoeberl, Martin

A2 - Pionteck, Thilo

A2 - Uhrig, Sascha

A2 - Brehm, Jürgen

A2 - Hochberger, Christian

PB - Springer

Y2 - 20 May 2019 through 23 May 2019

ER -

Schoeberl M, Petersen MB. Leros: The return of the accumulator machine. In Schoeberl M, Pionteck T, Uhrig S, Brehm J, Hochberger C, editors, Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings. Springer. 2019. p. 115-127. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol. 11479 LNCS). doi: 10.1007/978-3-030-18656-2_9

Leros: The return of the accumulator machine

Abstract

Conference

Keywords

Access to Document

OpenUrl availability

Fingerprint

Cite this