Leros: The return of the accumulator machine

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedings – Annual report year: 2019Researchpeer-review

Standard

Leros : The return of the accumulator machine. / Schoeberl, Martin; Petersen, Morten Borup.

Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings. ed. / Martin Schoeberl; Thilo Pionteck; Sascha Uhrig; Jürgen Brehm; Christian Hochberger. Springer, 2019. p. 115-127 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol. 11479 LNCS).

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedings – Annual report year: 2019Researchpeer-review

Harvard

Schoeberl, M & Petersen, MB 2019, Leros: The return of the accumulator machine. in M Schoeberl, T Pionteck, S Uhrig, J Brehm & C Hochberger (eds), Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings. Springer, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 11479 LNCS, pp. 115-127, 32nd International Conference on Architecture of Computing Systems, ARCS 2019, Copenhagen, Denmark, 20/05/2019. https://doi.org/10.1007/978-3-030-18656-2_9

APA

Schoeberl, M., & Petersen, M. B. (2019). Leros: The return of the accumulator machine. In M. Schoeberl, T. Pionteck, S. Uhrig, J. Brehm, & C. Hochberger (Eds.), Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings (pp. 115-127). Springer. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol.. 11479 LNCS https://doi.org/10.1007/978-3-030-18656-2_9

CBE

Schoeberl M, Petersen MB. 2019. Leros: The return of the accumulator machine. Schoeberl M, Pionteck T, Uhrig S, Brehm J, Hochberger C, editors. In Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings. Springer. pp. 115-127. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol. 11479 LNCS). https://doi.org/10.1007/978-3-030-18656-2_9

MLA

Schoeberl, Martin and Morten Borup Petersen "Leros: The return of the accumulator machine"., Schoeberl, Martin, Pionteck, Thilo Uhrig, Sascha Brehm, Jürgen Hochberger, Christian (editors). Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings. Springer. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol. 11479 LNCS). 2019, 115-127. https://doi.org/10.1007/978-3-030-18656-2_9

Vancouver

Schoeberl M, Petersen MB. Leros: The return of the accumulator machine. In Schoeberl M, Pionteck T, Uhrig S, Brehm J, Hochberger C, editors, Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings. Springer. 2019. p. 115-127. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol. 11479 LNCS). https://doi.org/10.1007/978-3-030-18656-2_9

Author

Schoeberl, Martin ; Petersen, Morten Borup. / Leros : The return of the accumulator machine. Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings. editor / Martin Schoeberl ; Thilo Pionteck ; Sascha Uhrig ; Jürgen Brehm ; Christian Hochberger. Springer, 2019. pp. 115-127 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol. 11479 LNCS).

Bibtex

@inproceedings{9d09912b298c4555807bcc52fbf965d1,
title = "Leros: The return of the accumulator machine",
abstract = "An accumulator instruction set architecture is simpler than an instruction set of a (reduced instruction set computer) RISC architecture. Therefore, an accumulator instruction set that does within one instruction less than a typical RISC instruction is probably more “reduced” than a standard load/store register based RISC architecture. This paper presents Leros, an accumulator machine and its supporting C compiler. The hypothesis of the Leros instruction set architecture is that it can deliver the same performance as a RISC pipeline, but consumes less hardware and therefore also less power.",
keywords = "Embedded systems, Minimal processor",
author = "Martin Schoeberl and Petersen, {Morten Borup}",
year = "2019",
month = "1",
day = "1",
doi = "10.1007/978-3-030-18656-2_9",
language = "English",
isbn = "9783030186555",
pages = "115--127",
editor = "Martin Schoeberl and Thilo Pionteck and Sascha Uhrig and J{\"u}rgen Brehm and Christian Hochberger",
booktitle = "Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings",
publisher = "Springer",

}

RIS

TY - GEN

T1 - Leros

T2 - The return of the accumulator machine

AU - Schoeberl, Martin

AU - Petersen, Morten Borup

PY - 2019/1/1

Y1 - 2019/1/1

N2 - An accumulator instruction set architecture is simpler than an instruction set of a (reduced instruction set computer) RISC architecture. Therefore, an accumulator instruction set that does within one instruction less than a typical RISC instruction is probably more “reduced” than a standard load/store register based RISC architecture. This paper presents Leros, an accumulator machine and its supporting C compiler. The hypothesis of the Leros instruction set architecture is that it can deliver the same performance as a RISC pipeline, but consumes less hardware and therefore also less power.

AB - An accumulator instruction set architecture is simpler than an instruction set of a (reduced instruction set computer) RISC architecture. Therefore, an accumulator instruction set that does within one instruction less than a typical RISC instruction is probably more “reduced” than a standard load/store register based RISC architecture. This paper presents Leros, an accumulator machine and its supporting C compiler. The hypothesis of the Leros instruction set architecture is that it can deliver the same performance as a RISC pipeline, but consumes less hardware and therefore also less power.

KW - Embedded systems

KW - Minimal processor

U2 - 10.1007/978-3-030-18656-2_9

DO - 10.1007/978-3-030-18656-2_9

M3 - Article in proceedings

SN - 9783030186555

SP - 115

EP - 127

BT - Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings

A2 - Schoeberl, Martin

A2 - Pionteck, Thilo

A2 - Uhrig, Sascha

A2 - Brehm, Jürgen

A2 - Hochberger, Christian

PB - Springer

ER -