InterNoC: Unified Deterministic Communication For Distributed NoC-based Many-Core

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

19 Downloads (Pure)

Abstract

Network-on-Chip is a popular paradigm for scalable many-core communication. There is a trend in modern system-on-chip to integrate more functionality. This combined with recent research for network-on-chip in the aerospace industry, gives room for design space exploration in new architectural paradigms for distributed and real-time many-core communication. In this paper, we present InterNoC, a deterministic communication scheme for distributed network-on-chip many-core that allows for unified IP-based timetriggered communication. It is hypothesized that such an architecture will efficiently minimize communication complexity in distributed many-core systems as well as provide hard-bounded endto-end latency guarantees. We extend the real-time multi-core platform T-CREST by introducing a time-triggered NoC-based switching mechanism combined with a NoC packet to Ethernet frame traffic controller. The proposed architecture will be evaluated in an experimental InterNoC network that implements a 36-core real-time system distributed over four FPGA devices.
Original languageEnglish
Title of host publicationProceedings of the 13th Junior Researcher Workshop on Real-Time Computing
Publication date2019
Pages29-32
Publication statusPublished - 2019
Event13th Junior Researcher Workshop on Real-Time Computing - Toulouse, France
Duration: 6 Nov 20198 Nov 2019
https://www.irit.fr/rtns2019/jrwrtc/

Conference

Conference13th Junior Researcher Workshop on Real-Time Computing
CountryFrance
CityToulouse
Period06/11/201908/11/2019
Internet address

Cite this

Kyriakakis, E., Sparsø, J., & Schoeberl, M. (2019). InterNoC: Unified Deterministic Communication For Distributed NoC-based Many-Core. In Proceedings of the 13th Junior Researcher Workshop on Real-Time Computing (pp. 29-32)
Kyriakakis, Eleftherios ; Sparsø, Jens ; Schoeberl, Martin. / InterNoC: Unified Deterministic Communication For Distributed NoC-based Many-Core. Proceedings of the 13th Junior Researcher Workshop on Real-Time Computing. 2019. pp. 29-32
@inproceedings{d9ae9762662d4379b094df3a498daab8,
title = "InterNoC: Unified Deterministic Communication For Distributed NoC-based Many-Core",
abstract = "Network-on-Chip is a popular paradigm for scalable many-core communication. There is a trend in modern system-on-chip to integrate more functionality. This combined with recent research for network-on-chip in the aerospace industry, gives room for design space exploration in new architectural paradigms for distributed and real-time many-core communication. In this paper, we present InterNoC, a deterministic communication scheme for distributed network-on-chip many-core that allows for unified IP-based timetriggered communication. It is hypothesized that such an architecture will efficiently minimize communication complexity in distributed many-core systems as well as provide hard-bounded endto-end latency guarantees. We extend the real-time multi-core platform T-CREST by introducing a time-triggered NoC-based switching mechanism combined with a NoC packet to Ethernet frame traffic controller. The proposed architecture will be evaluated in an experimental InterNoC network that implements a 36-core real-time system distributed over four FPGA devices.",
author = "Eleftherios Kyriakakis and Jens Spars{\o} and Martin Schoeberl",
year = "2019",
language = "English",
pages = "29--32",
booktitle = "Proceedings of the 13th Junior Researcher Workshop on Real-Time Computing",

}

Kyriakakis, E, Sparsø, J & Schoeberl, M 2019, InterNoC: Unified Deterministic Communication For Distributed NoC-based Many-Core. in Proceedings of the 13th Junior Researcher Workshop on Real-Time Computing. pp. 29-32, 13th Junior Researcher Workshop on Real-Time Computing, Toulouse, France, 06/11/2019.

InterNoC: Unified Deterministic Communication For Distributed NoC-based Many-Core. / Kyriakakis, Eleftherios; Sparsø, Jens; Schoeberl, Martin.

Proceedings of the 13th Junior Researcher Workshop on Real-Time Computing. 2019. p. 29-32.

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

TY - GEN

T1 - InterNoC: Unified Deterministic Communication For Distributed NoC-based Many-Core

AU - Kyriakakis, Eleftherios

AU - Sparsø, Jens

AU - Schoeberl, Martin

PY - 2019

Y1 - 2019

N2 - Network-on-Chip is a popular paradigm for scalable many-core communication. There is a trend in modern system-on-chip to integrate more functionality. This combined with recent research for network-on-chip in the aerospace industry, gives room for design space exploration in new architectural paradigms for distributed and real-time many-core communication. In this paper, we present InterNoC, a deterministic communication scheme for distributed network-on-chip many-core that allows for unified IP-based timetriggered communication. It is hypothesized that such an architecture will efficiently minimize communication complexity in distributed many-core systems as well as provide hard-bounded endto-end latency guarantees. We extend the real-time multi-core platform T-CREST by introducing a time-triggered NoC-based switching mechanism combined with a NoC packet to Ethernet frame traffic controller. The proposed architecture will be evaluated in an experimental InterNoC network that implements a 36-core real-time system distributed over four FPGA devices.

AB - Network-on-Chip is a popular paradigm for scalable many-core communication. There is a trend in modern system-on-chip to integrate more functionality. This combined with recent research for network-on-chip in the aerospace industry, gives room for design space exploration in new architectural paradigms for distributed and real-time many-core communication. In this paper, we present InterNoC, a deterministic communication scheme for distributed network-on-chip many-core that allows for unified IP-based timetriggered communication. It is hypothesized that such an architecture will efficiently minimize communication complexity in distributed many-core systems as well as provide hard-bounded endto-end latency guarantees. We extend the real-time multi-core platform T-CREST by introducing a time-triggered NoC-based switching mechanism combined with a NoC packet to Ethernet frame traffic controller. The proposed architecture will be evaluated in an experimental InterNoC network that implements a 36-core real-time system distributed over four FPGA devices.

M3 - Article in proceedings

SP - 29

EP - 32

BT - Proceedings of the 13th Junior Researcher Workshop on Real-Time Computing

ER -

Kyriakakis E, Sparsø J, Schoeberl M. InterNoC: Unified Deterministic Communication For Distributed NoC-based Many-Core. In Proceedings of the 13th Junior Researcher Workshop on Real-Time Computing. 2019. p. 29-32