High-level synthesis of asynchronous circuits from control data flow graph representations

Sune Fallgaard Nielsen, Jens Sparsø, Jan Madsen, Jens-Peder Hammerstoft, Jacob Skou Hansen

    Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearch

    Original languageEnglish
    Title of host publicationSecond ACiD-WG Workshop (of the european commission's fifth framework programme), Munich,Germany 28-29 January
    Publication date2002
    Publication statusPublished - 2002

    Cite this