Hardware assisted clock synchronization with the IEEE 1588-2008 precision time protocol

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

27 Downloads (Pure)

Abstract

Emerging technologies such as Fog Computing and Industrial Internet-of-Things have identified the IEEE 802.1Q amendment for Time-Sensitive Networking (TSN) as the standard for time-predictable networking. TSN is based on the IEEE 1588-2008 Precision Time Protocol (PTP) to provide a global notion of time over the local area network. Commonly, off-the-shelf systems implement the PTP in software where it has been shown to achieve microsecond accuracy. In the context of Fog Computing, it is hypothesized that future industrial systems will be equipped with FPGAs. Leveraging their inherent flexibility, the required PTP mechanisms can be implemented with minimal hardware usage and can achieve comparable synchronization results without the need for a PTP-capable transceiver. This paper investigates the practical challenges of implementing the PTP and proposes a hardware architecture that combines hardware-based time-stamping with a rate adjustable clock design. The proposed architecture is integrated with the Patmos processor and evaluated on an experimental setup composed of two FPGA boards communicating through a commercial-off-the-shelf switch. The proposed implementation achieves sub-microsecond clock synchronization with a worst-case offset of 138 ns.

Original languageEnglish
Title of host publicationProceedings of the 26th International Conference on Real-Time Networks and Systems, RTNS 2018
Number of pages10
PublisherAssociation for Computing Machinery
Publication date2018
Pages51-60
ISBN (Electronic)9781450364638
DOIs
Publication statusPublished - 2018
Event26th International Conference on Real-Time Networks and Systems - Poitiers, France
Duration: 10 Oct 201812 Oct 2018

Conference

Conference26th International Conference on Real-Time Networks and Systems
CountryFrance
CityPoitiers
Period10/10/201812/10/2018
SponsorUniversity of Poitiers

Keywords

  • Clock synchronization
  • FPGA implementation
  • Hardware assist
  • IEEE 1588-2008
  • Precise Time Protocol
  • WCET analysis

Cite this

Kyriakakis, E., Sparsø, J., & Schoeberl, M. (2018). Hardware assisted clock synchronization with the IEEE 1588-2008 precision time protocol. In Proceedings of the 26th International Conference on Real-Time Networks and Systems, RTNS 2018 (pp. 51-60). Association for Computing Machinery. https://doi.org/10.1145/3273905.3273920