From Chisel to Chips with Open-Source Tools

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

240 Downloads (Pure)


Chisel and Verilator provide an open-source stack for digital design. For ASIC synthesis, we have open-source tools like OpenROAD, Yosys, and Magic. OpenROAD is a project to
deliver an end-to-end silicon compiler in open source. The aim is to “democratize hardware design” by providing an automated layout generation flow from a design in RTL to GDS files used to produce silicon. Google and Efabless offer free production of chips in a multi-project wafer if the project is available in open source. In this paper, we report our experience in using the open-source tool flow from Chisel to chips with two designs: a small processor using only on-chip resources and a RISC-style processor, called Patmos, with extra external main memory. We have successfully taped out the Patmos processor for the multiproject waver MPW7 from Efabless.
Original languageEnglish
Title of host publicationProceedings of Workshop on Open-Source EDA Technology 2022
Number of pages4
Publication date2022
Publication statusPublished - 2022
Event2022 Workshop on Open-Source EDA Technology - Virtual workshop
Duration: 3 Nov 20223 Nov 2022


Conference2022 Workshop on Open-Source EDA Technology
LocationVirtual workshop
Internet address


  • Open-source hardware
  • Open-source digital design tools


Dive into the research topics of 'From Chisel to Chips with Open-Source Tools'. Together they form a unique fingerprint.

Cite this