Embedded System Synthesis under Memory Constraints

Jan Madsen, Peter Bjørn-Jørgensen

    Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

    393 Downloads (Pure)


    This paper presents a genetic algorithm to solve the system synthesis problem of mapping a time constrained single-rate system specification onto a given heterogeneous architecture which may contain irregular interconnection structures. The synthesis is performed under memory constraints, that is, the algorithm takes into account the memory size of processors and the size of interface buffers of communication links, and in particular the complicated interplay of these. The presented algorithm is implemented as part of the LY-COS cosynthesis system.
    Original languageEnglish
    Title of host publicationProceedings of the Seventh International Workshop on Hardware/Software Codesign, 1999. (CODES '99)
    Place of PublicationNew York
    Publication date1999
    ISBN (Print)1-58113-132-1
    Publication statusPublished - 1999
    Event7th International Workshop on Hardware/Software Codesign - Rome, Italy
    Duration: 3 May 19995 May 1999
    Conference number: 7


    Conference7th International Workshop on Hardware/Software Codesign
    Internet address

    Bibliographical note

    Copyright 1999 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.


    Dive into the research topics of 'Embedded System Synthesis under Memory Constraints'. Together they form a unique fingerprint.

    Cite this