Easy simulation and design of on-chip inductors in standard CMOS processes

Kåre Tais Christensen, Allan Jørgensen

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

1078 Downloads (Pure)


This paper presents an approach to CMOS inductor modelling, that allow easy simulation in SPICE-like simulators. A number of test results are presented concerning optimal center hole, inductor area, wire spacing and self-inductance. Finally a comprehensive design guide is provided on how to design close-to-optimal inductors without the use of electromagnetic simulators
Original languageEnglish
Title of host publicationCircuits and Systems, 1998. ISCAS '98. Proceedings of the 1998 IEEE International Symposium on
Publication date1998
ISBN (Print)0-7803-4455-3
Publication statusPublished - 1998
Event1998 IEEE International Symposium on Circuits and Systems - Monterey, CA, United States
Duration: 31 May 19983 Jun 1998


Conference1998 IEEE International Symposium on Circuits and Systems
CountryUnited States
CityMonterey, CA
Internet address

Bibliographical note

Copyright: 1998 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE

Fingerprint Dive into the research topics of 'Easy simulation and design of on-chip inductors in standard CMOS processes'. Together they form a unique fingerprint.

Cite this