Design Rules and Electrical Parameters for a 90nm CMOS process

A set of fictitious simplified geometrical design rules and tables of electrical parameters are presented describing a 90nm CMOS process for educational purposes only.

General information
Publication status: Published
Organisations: System-on-Chip Hardware, Department of Informatics and Mathematical Modeling
Contributors: Stassen, F.
Publication date: 2007

Publication information
Original language: English
Keywords: CMOS design rules
Source: orbit
Source ID: 224032
Research output: Book/Report › Compendium/lecture notes – Annual report year: 2007 › Education