In this paper we present an approach to the design optimization of fault-tolerant embedded systems for safety-critical applications. Processes are statically scheduled and communications are performed using the time-triggered protocol. We use process re-execution and replication for tolerating transient faults. Our design optimization approach decides the mapping of processes to processors and the assignment of fault-tolerant policies to processes such that transient faults are tolerated and the timing constraints of the application are satisfied. We present several heuristics which are able to find fault-tolerant implementations given a limited amount of resources. The developed algorithms are evaluated using extensive experiments, including a real-life example.
|Title of host publication||Design Optimization of Time- and Cost-Constrained Fault-Tolerant Distributed Embedded Systems|
|Publication status||Published - 2005|
|Event||2005 Design, Automation and Test in Europe Conference and Exposition - Munich, Germany|
Duration: 7 Mar 2005 → 11 Mar 2005
|Conference||2005 Design, Automation and Test in Europe Conference and Exposition|
|Period||07/03/2005 → 11/03/2005|
Bibliographical noteCopyright note for papers published by the IEEE Computer Society: Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works, must be obtained from the IEEE.
Izosimov, V., Pop, P., Eles, P., & Peng, Z. (2005). Design Optimization of Time- and Cost-Constrained Fault-Tolerant Distributed Embedded Systems. In Design Optimization of Time- and Cost-Constrained Fault-Tolerant Distributed Embedded Systems (pp. 864-869) https://doi.org/10.1109/DATE.2005.116