Design of Fault Tolerant Network Interfaces for NoCs

Leandro Fiorin, Laura Micconi, Mariagiovanna Sami

    Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review


    Networks-on-Chip (NoCs) appeared as a strategy to deal with the communication requirements of complex IP-based System-on-Chips. As the complexity of designs increases and the technology scales down into the deep-submicron domain, the probability of malfunctions and failures in the NoC components increases. This paper focuses on the study and evaluation of techniques for increasing reliability and resilience of Network Interfaces (NIs). NIs act as interfaces between IP cores and the communication infrastructure; a faulty behavior in them could affect therefore the overall system. In this work, we propose a functional fault model for the NI components, and we present a two-level fault tolerant solution that can be employed for mitigating the effects of both single-event upset soft errors and hard errors on the NI. Experiments show that with a limited overhead we can obtain a significant reliability of the NI, while saving up to 83% in area with respect to a standard Triple Modular Redundancy implementation, as well as a significant energy reduction.
    Original languageEnglish
    Title of host publication2011 14th Euromicro Conference on Digital System Design (DSD)
    Publication date2011
    ISBN (Print)978-1-4577-1048-3
    Publication statusPublished - 2011
    Event14th Euromicro Conference on Digital System Design - Oulu, Finland
    Duration: 31 Aug 20112 Sept 2011
    Conference number: 14


    Conference14th Euromicro Conference on Digital System Design
    Internet address


    • Fault Tolerance
    • Systems-on-Chip
    • Networks-on-Chip
    • Network Interface


    Dive into the research topics of 'Design of Fault Tolerant Network Interfaces for NoCs'. Together they form a unique fingerprint.

    Cite this