Design and development of a very high speed Reed-Solomon encoder/decoder chip set: Requirement analysis.

F. Bauduin; R. Klootsema; S. Rievers; E. D. Dijkstra; E. Paaske; J. Justesen; K. Larsen; Jens Sparsø; S. Pedersen

Design and development of a very high speed Reed-Solomon encoder/decoder chip set: Requirement analysis.

F. Bauduin, R. Klootsema, S. Rievers, E. D. Dijkstra, E. Paaske, J. Justesen, K. Larsen, Jens Sparsø, S. Pedersen

Research output: Book/Report › Report › Research › peer-review

Original language	English

Number of pages	126
Publication status	Published - 1992

Series	ESA/ESOC project no. 13.501 / CSEM Technical Report no. 496.I

OpenUrl availability

Full text

Cite this

@book{7e6de27b445149f0b2205226cacde1d6,

title = "Design and development of a very high speed Reed-Solomon encoder/decoder chip set: Requirement analysis.",

author = "F. Bauduin and R. Klootsema and S. Rievers and Dijkstra, {E. D.} and E. Paaske and J. Justesen and K. Larsen and Jens Spars{\o} and S. Pedersen",

year = "1992",

language = "English",

series = "ESA/ESOC project no. 13.501 / CSEM Technical Report no. 496.I",

}

TY - RPRT

T1 - Design and development of a very high speed Reed-Solomon encoder/decoder chip set: Requirement analysis.

AU - Bauduin, F.

AU - Klootsema, R.

AU - Rievers, S.

AU - Dijkstra, E. D.

AU - Paaske, E.

AU - Justesen, J.

AU - Larsen, K.

AU - Sparsø, Jens

AU - Pedersen, S.

PY - 1992

Y1 - 1992

M3 - Report

T3 - ESA/ESOC project no. 13.501 / CSEM Technical Report no. 496.I

BT - Design and development of a very high speed Reed-Solomon encoder/decoder chip set: Requirement analysis.

ER -