Delay-insensitive Multi-ring Structures

Jens Sparsø, Jørgen Staunstrup

    Research output: Contribution to journalJournal articleResearchpeer-review


    This paper describes a set of simple design and performance analysis techniques that have been successfully used to design a number of non-trivial delay-insensitive circuits. Examples are building blocks for digital filters and a vector multiplier using a serial-parallel multiply and accumulate algorithm. The vector multiplier has been laid out, submitted for fabrication, and successfully tested. This design is described in detail to illustrate the design and the performance analysis techniques. The design technique is based on a data flow approach using pipelines and rings that are composed into larger multi-ring structures. For this restricted class of structures, it becomes possible - even for circuits of realistic size and complexity - to analyze the performance and establish an understanding of the bottlenecks. The paper combines a number of previously published results and techniques, and the main contribution of the paper is the comprehensive, integrated presentation of the material, including a thorough description of the vector multiplier design example.
    Original languageEnglish
    JournalIntegration, the VLSI Journal
    Issue number3
    Pages (from-to)313-340
    Publication statusPublished - 1993


    Dive into the research topics of 'Delay-insensitive Multi-ring Structures'. Together they form a unique fingerprint.

    Cite this