Atomic-AES: A compact implementation of the AES encryption/decryption core

Subhadeep Banik, Andrey Bogdanov, Francesco Regazzoni

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review


The implementation of the AES encryption core by Moradi et al. at Eurocrypt 2011 is one of the smallest in terms of gate area. The circuit takes around 2400 gates and operates on an 8 bit datapath. However this is an encryption only core and unable to cater to block cipher modes like CBC and ELmD that require access to both the AES encryption and decryption modules. In this paper we look to investigate whether the basic circuit of Moradi et al. can be tweaked to provide dual functionality of encryption and decryption (ENC/DEC) while keeping the hardware overhead as low as possible. As a result, we report an 8-bit serialized AES circuit that provides the functionality of both encryption and decryption and occupies around 2645 GE with a latency of 226 cycles. This is a substantial improvement over the next smallest AES ENC/DEC circuit (Grain of Sand) by Feldhofer et al. which takes around 3400 gates but has a latency of over 1000 cycles for both the encryption and decryption cycles.
Original languageEnglish
Title of host publicationProgress in Cryptology – INDOCRYPT 2016 : Proceedings of the 17th International Conference on Cryptology in India
Publication date2016
ISBN (Print) 978-3-319-49889-8
ISBN (Electronic)978-3-319-49890-4
Publication statusPublished - 2016
Event17th International Conference on Cryptology in India - Kolkata, India
Duration: 11 Dec 201614 Dec 2016
Conference number: 17


Conference17th International Conference on Cryptology in India
Internet address
SeriesLecture Notes in Computer Science


  • AES 128
  • Serialized implementation


Dive into the research topics of 'Atomic-AES: A compact implementation of the AES encryption/decryption core'. Together they form a unique fingerprint.

Cite this