An Area-Efficient TDM NoC Supporting Reconfiguration for Mode Changes

Rasmus Bo Sørensen, Luca Pezzarossa, Jens Sparsø

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

Abstract

This paper presents an area-efficient time-division-multiplexing (TDM) network-on-chip (NoC) intended for use in a multicore platform for hard real-time systems. In such a platform, a mode change at the application level requires the tear-down and set-up of some virtual circuits without affecting the virtual circuits that persist across the mode change. Our NoC supports such reconfiguration in a very efficient way, using the same resources that are used for transmission of regular data. We evaluate the presented NoC in terms of worst-case reconfiguration time, hardware cost, and maximum operating frequency. The results show that the hardware cost for an FPGA implementation of our architecture is a factor of 2.2 to 3.9 times smaller than other NoCs with reconfiguration functionalities, and that the worst-case time for a reconfiguration is shorter or comparable to those NoCs.
Original languageEnglish
Title of host publicationProceedings of the 10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016)
Number of pages4
PublisherIEEE
Publication date2016
ISBN (Print)978-1-4673-9030-9
DOIs
Publication statusPublished - 2016
Event10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016) - Nara, Japan
Duration: 31 Aug 20162 Sep 2016
Conference number: 10
http://www.arc.ics.keio.ac.jp/nocs16/program.html#

Conference

Conference10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016)
Number10
Country/TerritoryJapan
CityNara
Period31/08/201602/09/2016
Internet address

Fingerprint

Dive into the research topics of 'An Area-Efficient TDM NoC Supporting Reconfiguration for Mode Changes'. Together they form a unique fingerprint.

Cite this