An Area-Efficient TDM NoC Supporting Reconfiguration for Mode Changes

Rasmus Bo Sørensen, Luca Pezzarossa, Jens Sparsø

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

Abstract

This paper presents an area-efficient time-division-multiplexing (TDM) network-on-chip (NoC) intended for use in a multicore platform for hard real-time systems. In such a platform, a mode change at the application level requires the tear-down and set-up of some virtual circuits without affecting the virtual circuits that persist across the mode change. Our NoC supports such reconfiguration in a very efficient way, using the same resources that are used for transmission of regular data. We evaluate the presented NoC in terms of worst-case reconfiguration time, hardware cost, and maximum operating frequency. The results show that the hardware cost for an FPGA implementation of our architecture is a factor of 2.2 to 3.9 times smaller than other NoCs with reconfiguration functionalities, and that the worst-case time for a reconfiguration is shorter or comparable to those NoCs.
Original languageEnglish
Title of host publicationProceedings of the 10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016)
Number of pages4
PublisherIEEE
Publication date2016
ISBN (Print)978-1-4673-9030-9
DOIs
Publication statusPublished - 2016
Event10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016) - Nara, Japan
Duration: 31 Aug 20162 Sep 2016
Conference number: 10
http://www.arc.ics.keio.ac.jp/nocs16/program.html#

Conference

Conference10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016)
Number10
CountryJapan
CityNara
Period31/08/201602/09/2016
Internet address

Cite this

Sørensen, R. B., Pezzarossa, L., & Sparsø, J. (2016). An Area-Efficient TDM NoC Supporting Reconfiguration for Mode Changes. In Proceedings of the 10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016) IEEE. https://doi.org/10.1109/NOCS.2016.7579324
Sørensen, Rasmus Bo ; Pezzarossa, Luca ; Sparsø, Jens. / An Area-Efficient TDM NoC Supporting Reconfiguration for Mode Changes. Proceedings of the 10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016). IEEE, 2016.
@inproceedings{923b9b117cc04d16a977033d87bd3a3a,
title = "An Area-Efficient TDM NoC Supporting Reconfiguration for Mode Changes",
abstract = "This paper presents an area-efficient time-division-multiplexing (TDM) network-on-chip (NoC) intended for use in a multicore platform for hard real-time systems. In such a platform, a mode change at the application level requires the tear-down and set-up of some virtual circuits without affecting the virtual circuits that persist across the mode change. Our NoC supports such reconfiguration in a very efficient way, using the same resources that are used for transmission of regular data. We evaluate the presented NoC in terms of worst-case reconfiguration time, hardware cost, and maximum operating frequency. The results show that the hardware cost for an FPGA implementation of our architecture is a factor of 2.2 to 3.9 times smaller than other NoCs with reconfiguration functionalities, and that the worst-case time for a reconfiguration is shorter or comparable to those NoCs.",
author = "S{\o}rensen, {Rasmus Bo} and Luca Pezzarossa and Jens Spars{\o}",
year = "2016",
doi = "10.1109/NOCS.2016.7579324",
language = "English",
isbn = "978-1-4673-9030-9",
booktitle = "Proceedings of the 10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016)",
publisher = "IEEE",
address = "United States",

}

Sørensen, RB, Pezzarossa, L & Sparsø, J 2016, An Area-Efficient TDM NoC Supporting Reconfiguration for Mode Changes. in Proceedings of the 10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016). IEEE, 10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016), Nara, Japan, 31/08/2016. https://doi.org/10.1109/NOCS.2016.7579324

An Area-Efficient TDM NoC Supporting Reconfiguration for Mode Changes. / Sørensen, Rasmus Bo; Pezzarossa, Luca; Sparsø, Jens.

Proceedings of the 10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016). IEEE, 2016.

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

TY - GEN

T1 - An Area-Efficient TDM NoC Supporting Reconfiguration for Mode Changes

AU - Sørensen, Rasmus Bo

AU - Pezzarossa, Luca

AU - Sparsø, Jens

PY - 2016

Y1 - 2016

N2 - This paper presents an area-efficient time-division-multiplexing (TDM) network-on-chip (NoC) intended for use in a multicore platform for hard real-time systems. In such a platform, a mode change at the application level requires the tear-down and set-up of some virtual circuits without affecting the virtual circuits that persist across the mode change. Our NoC supports such reconfiguration in a very efficient way, using the same resources that are used for transmission of regular data. We evaluate the presented NoC in terms of worst-case reconfiguration time, hardware cost, and maximum operating frequency. The results show that the hardware cost for an FPGA implementation of our architecture is a factor of 2.2 to 3.9 times smaller than other NoCs with reconfiguration functionalities, and that the worst-case time for a reconfiguration is shorter or comparable to those NoCs.

AB - This paper presents an area-efficient time-division-multiplexing (TDM) network-on-chip (NoC) intended for use in a multicore platform for hard real-time systems. In such a platform, a mode change at the application level requires the tear-down and set-up of some virtual circuits without affecting the virtual circuits that persist across the mode change. Our NoC supports such reconfiguration in a very efficient way, using the same resources that are used for transmission of regular data. We evaluate the presented NoC in terms of worst-case reconfiguration time, hardware cost, and maximum operating frequency. The results show that the hardware cost for an FPGA implementation of our architecture is a factor of 2.2 to 3.9 times smaller than other NoCs with reconfiguration functionalities, and that the worst-case time for a reconfiguration is shorter or comparable to those NoCs.

U2 - 10.1109/NOCS.2016.7579324

DO - 10.1109/NOCS.2016.7579324

M3 - Article in proceedings

SN - 978-1-4673-9030-9

BT - Proceedings of the 10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016)

PB - IEEE

ER -

Sørensen RB, Pezzarossa L, Sparsø J. An Area-Efficient TDM NoC Supporting Reconfiguration for Mode Changes. In Proceedings of the 10th IEEE/ACM International Symposium on Networks-on-Chip (NOCS 2016). IEEE. 2016 https://doi.org/10.1109/NOCS.2016.7579324