A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems

Martin Schoeberl, Florian Brandner, Jens Sparsø, Evangelia Kasapaki

    Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review


    This paper explores the design of a circuit-switched network-on-chip (NoC) based on time-division-multiplexing (TDM) for use in hard real-time systems. Previous work has primarily considered application-specific systems. The work presented here targets general-purpose hardware platforms. We consider a system with IP-cores, where the TDM-NoC must provide directed virtual circuits - all with the same bandwidth - between all nodes. This may not be a frequent scenario, but a general platform should provide this capability, and it is an interesting point in the design space to study. The paper presents an FPGA-friendly hardware design, which is simple, fast, and consumes minimal resources. Furthermore, an algorithm to find minimum-period schedules for all-to-all virtual circuits on top of typical physical NoC topologies like 2D-mesh, torus, bidirectional torus, tree, and fat-tree is presented. The static schedule makes the NoC time-predictable and enables worst-case execution time analysis of communicating real-time tasks.
    Original languageEnglish
    Title of host publication2012 Sixth IEEE/ACM International Symposium on Networks on Chip (NoCS)
    Publication date2012
    ISBN (Print)978-1-4673-0973-8
    Publication statusPublished - 2012
    Event6th ACM/IEEE International Symposium on Networks-on-Chip - Technical University of Denmark, Lyngby, Denmark
    Duration: 9 May 201211 May 2012
    Conference number: 6


    Conference6th ACM/IEEE International Symposium on Networks-on-Chip
    LocationTechnical University of Denmark
    Internet address


    Dive into the research topics of 'A Statically Scheduled Time-Division-Multiplexed Network-on-Chip for Real-Time Systems'. Together they form a unique fingerprint.

    Cite this