A Reactive and Cycle-True IP Emulator for MPSoC Exploration

Shankar Mahadevan; Federico Angiolini; Jens Sparsø; Luca Benini; Jan Madsen

doi:10.1109/TCAD.2007.906990

A Reactive and Cycle-True IP Emulator for MPSoC Exploration

Shankar Mahadevan, Federico Angiolini, Jens Sparsø, Luca Benini, Jan Madsen

Research output: Contribution to journal › Journal article › Research › peer-review

586 Downloads (Pure)

Abstract

The design of MultiProcessor Systems-on-Chip (MPSoC) emphasizes intellectual-property (IP)-based communication-centric approaches. Therefore, for the optimization of the MPSoC interconnect, the designer must develop traffic models that realistically capture the application behavior as executing on the IP core. In this paper, we introduce a Reactive IP Emulator (RIPE) that enables an effective emulation of the IP-core behavior in multiple environments, including bit and cycle-true simulation. The RIPE is built as a multithreaded abstract instruction-set processor, and it can generate reactive traffic patterns. We compare the RIPE models with cycle-true functional simulation of complex application behavior (tasksynchronization, multitasking, and input/output operations). Our results demonstrate high-accuracy and significant speedups. Furthermore, via a case study, we show the potential use of the RIPE in a design-space-exploration context.

Original language	English
Journal	I E E E Transactions on Computer - Aided Design of Integrated Circuits and Systems
Volume	27
Issue number	1
Pages (from-to)	109-122
ISSN	0278-0070
DOIs	https://doi.org/10.1109/TCAD.2007.906990
Publication status	Published - 2008

Bibliographical note

Copyright: 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE

Keywords

Network traffic reproduction
Traffic profiling and trace parsing
Simulation
Traffic generator
Bus traffic modelling
Traffic shaping
Systems-on-chip
Cycle-true traffic generator
Reactive application models
Multi Processor Systems-on-Chip (MPSoC)
Simple instruction set architecture
Macromodelling
Multi-processing
Network-on-chip

Access to Document

10.1109/TCAD.2007.906990

MahadevanFinal published version, 753 KB

OpenUrl availability

Full text

Cite this

@article{3f0b49f5aeee480f859c25c8abe4ad43,

title = "A Reactive and Cycle-True IP Emulator for MPSoC Exploration",

abstract = "The design of MultiProcessor Systems-on-Chip (MPSoC) emphasizes intellectual-property (IP)-based communication-centric approaches. Therefore, for the optimization of the MPSoC interconnect, the designer must develop traffic models that realistically capture the application behavior as executing on the IP core. In this paper, we introduce a Reactive IP Emulator (RIPE) that enables an effective emulation of the IP-core behavior in multiple environments, including bit and cycle-true simulation. The RIPE is built as a multithreaded abstract instruction-set processor, and it can generate reactive traffic patterns. We compare the RIPE models with cycle-true functional simulation of complex application behavior (tasksynchronization, multitasking, and input/output operations). Our results demonstrate high-accuracy and significant speedups. Furthermore, via a case study, we show the potential use of the RIPE in a design-space-exploration context.",

keywords = "Network traffic reproduction, Traffic profiling and trace parsing, Simulation, Traffic generator, Bus traffic modelling, Traffic shaping, Systems-on-chip, Cycle-true traffic generator, Reactive application models, Multi Processor Systems-on-Chip (MPSoC), Simple instruction set architecture, Macromodelling, Multi-processing, Network-on-chip",

author = "Shankar Mahadevan and Federico Angiolini and Jens Spars{\o} and Luca Benini and Jan Madsen",

note = "Copyright: 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE",

year = "2008",

doi = "10.1109/TCAD.2007.906990",

language = "English",

volume = "27",

pages = "109--122",

journal = "I E E E Transactions on Computer - Aided Design of Integrated Circuits and Systems",

issn = "0278-0070",

publisher = "Institute of Electrical and Electronics Engineers",

number = "1",

}

TY - JOUR

T1 - A Reactive and Cycle-True IP Emulator for MPSoC Exploration

AU - Mahadevan, Shankar

AU - Angiolini, Federico

AU - Sparsø, Jens

AU - Benini, Luca

AU - Madsen, Jan

N1 - Copyright: 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE

PY - 2008

Y1 - 2008

N2 - The design of MultiProcessor Systems-on-Chip (MPSoC) emphasizes intellectual-property (IP)-based communication-centric approaches. Therefore, for the optimization of the MPSoC interconnect, the designer must develop traffic models that realistically capture the application behavior as executing on the IP core. In this paper, we introduce a Reactive IP Emulator (RIPE) that enables an effective emulation of the IP-core behavior in multiple environments, including bit and cycle-true simulation. The RIPE is built as a multithreaded abstract instruction-set processor, and it can generate reactive traffic patterns. We compare the RIPE models with cycle-true functional simulation of complex application behavior (tasksynchronization, multitasking, and input/output operations). Our results demonstrate high-accuracy and significant speedups. Furthermore, via a case study, we show the potential use of the RIPE in a design-space-exploration context.

AB - The design of MultiProcessor Systems-on-Chip (MPSoC) emphasizes intellectual-property (IP)-based communication-centric approaches. Therefore, for the optimization of the MPSoC interconnect, the designer must develop traffic models that realistically capture the application behavior as executing on the IP core. In this paper, we introduce a Reactive IP Emulator (RIPE) that enables an effective emulation of the IP-core behavior in multiple environments, including bit and cycle-true simulation. The RIPE is built as a multithreaded abstract instruction-set processor, and it can generate reactive traffic patterns. We compare the RIPE models with cycle-true functional simulation of complex application behavior (tasksynchronization, multitasking, and input/output operations). Our results demonstrate high-accuracy and significant speedups. Furthermore, via a case study, we show the potential use of the RIPE in a design-space-exploration context.

KW - Network traffic reproduction

KW - Traffic profiling and trace parsing

KW - Simulation

KW - Traffic generator

KW - Bus traffic modelling

KW - Traffic shaping

KW - Systems-on-chip

KW - Cycle-true traffic generator

KW - Reactive application models

KW - Multi Processor Systems-on-Chip (MPSoC)

KW - Simple instruction set architecture

KW - Macromodelling

KW - Multi-processing

KW - Network-on-chip

U2 - 10.1109/TCAD.2007.906990

DO - 10.1109/TCAD.2007.906990

M3 - Journal article

SN - 0278-0070

VL - 27

SP - 109

EP - 122

JO - I E E E Transactions on Computer - Aided Design of Integrated Circuits and Systems

JF - I E E E Transactions on Computer - Aided Design of Integrated Circuits and Systems

IS - 1

ER -

A Reactive and Cycle-True IP Emulator for MPSoC Exploration

Abstract

Bibliographical note

Keywords

Access to Document

OpenUrl availability

Fingerprint

Cite this