A Radix-10 Combinational Multiplier

Tomas Lang, Alberto Nannarelli

    Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

    173 Downloads (Pure)

    Abstract

    In this work, we present a combinational decimal multiply unit which can be pipelined to reach the desired throughput. With respect to previous implementations of decimal multiplication, the proposed unit is combinational (parallel) and not sequential, has a simpler recoding of the operands which reduces the number of partial product precomputations and uses counters to eliminate the need of the decimal equivalent of a 4:2 adder. The results of the implementation show that the combinational decimal multiplier offers a good compromise between latency and area when compared to other decimal multiply units and to binary double-precision multipliers.
    Original languageEnglish
    Title of host publicationProceedings of 40th Asilomar Conference on Signals, Systems, and Computers
    PublisherIEEE
    Publication date2006
    Pages313-317
    ISBN (Print)1-4244-0784-2
    DOIs
    Publication statusPublished - 2006
    EventAsilomar Conference on Signals, Systems, and Computers -
    Duration: 1 Jan 2006 → …
    Conference number: 40

    Conference

    ConferenceAsilomar Conference on Signals, Systems, and Computers
    Number40
    Period01/01/2006 → …

    Fingerprint

    Dive into the research topics of 'A Radix-10 Combinational Multiplier'. Together they form a unique fingerprint.

    Cite this