A minimal network interface for a simple network-on-chip

Martin Schoeberl*, Luca Pezzarossa, Jens Sparsø

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

24 Downloads (Pure)

Abstract

Network-on-chip implementations are typically complex in the design of the routers and the network interfaces. The resource consumption of such routers and network interfaces approaches the size of an in-order processor pipeline. For the job of just moving data between processors, this may be considered too much overhead. This paper presents a lightweight network-on-chip solution. We build on the S4NOC for the router design and add a minimal network interface. The presented architecture supports the transfer of single words between all processor cores. Furthermore, as we use time-division multiplexing of the router and link resources, the latency of such transfers is upper bounded. Therefore, this network-on-chip can be used for real-time systems. The router and network interface together consume around 6% of the resources of a RISC processor pipeline.

Original languageEnglish
Title of host publicationArchitecture of Computing Systems - ARCS 2019
EditorsMartin Schoeberl, Thilo Pionteck, Sascha Uhrig, Jürgen Brehm, Christian Hochberger
PublisherSpringer
Publication date1 Jan 2019
Pages295-307
ISBN (Print)9783030186555
DOIs
Publication statusPublished - 1 Jan 2019
Event32nd International Conference on Architecture of Computing Systems, ARCS 2019 - Copenhagen, Denmark
Duration: 20 May 201923 May 2019

Conference

Conference32nd International Conference on Architecture of Computing Systems, ARCS 2019
CountryDenmark
CityCopenhagen
Period20/05/201923/05/2019
SeriesLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume11479 LNCS
ISSN0302-9743

Keywords

  • Communication
  • Multicore processor
  • Network interface
  • Network-on-chip
  • Real-time systems

Cite this

Schoeberl, M., Pezzarossa, L., & Sparsø, J. (2019). A minimal network interface for a simple network-on-chip. In M. Schoeberl, T. Pionteck, S. Uhrig, J. Brehm, & C. Hochberger (Eds.), Architecture of Computing Systems - ARCS 2019 (pp. 295-307). Springer. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol.. 11479 LNCS https://doi.org/10.1007/978-3-030-18656-2_22
Schoeberl, Martin ; Pezzarossa, Luca ; Sparsø, Jens. / A minimal network interface for a simple network-on-chip. Architecture of Computing Systems - ARCS 2019. editor / Martin Schoeberl ; Thilo Pionteck ; Sascha Uhrig ; Jürgen Brehm ; Christian Hochberger. Springer, 2019. pp. 295-307 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol. 11479 LNCS).
@inproceedings{e907d412aa5347389eb2b1932c90937d,
title = "A minimal network interface for a simple network-on-chip",
abstract = "Network-on-chip implementations are typically complex in the design of the routers and the network interfaces. The resource consumption of such routers and network interfaces approaches the size of an in-order processor pipeline. For the job of just moving data between processors, this may be considered too much overhead. This paper presents a lightweight network-on-chip solution. We build on the S4NOC for the router design and add a minimal network interface. The presented architecture supports the transfer of single words between all processor cores. Furthermore, as we use time-division multiplexing of the router and link resources, the latency of such transfers is upper bounded. Therefore, this network-on-chip can be used for real-time systems. The router and network interface together consume around 6{\%} of the resources of a RISC processor pipeline.",
keywords = "Communication, Multicore processor, Network interface, Network-on-chip, Real-time systems",
author = "Martin Schoeberl and Luca Pezzarossa and Jens Spars{\o}",
year = "2019",
month = "1",
day = "1",
doi = "10.1007/978-3-030-18656-2_22",
language = "English",
isbn = "9783030186555",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
publisher = "Springer",
pages = "295--307",
editor = "Martin Schoeberl and Thilo Pionteck and Sascha Uhrig and J{\"u}rgen Brehm and Christian Hochberger",
booktitle = "Architecture of Computing Systems - ARCS 2019",

}

Schoeberl, M, Pezzarossa, L & Sparsø, J 2019, A minimal network interface for a simple network-on-chip. in M Schoeberl, T Pionteck, S Uhrig, J Brehm & C Hochberger (eds), Architecture of Computing Systems - ARCS 2019. Springer, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 11479 LNCS, pp. 295-307, 32nd International Conference on Architecture of Computing Systems, ARCS 2019, Copenhagen, Denmark, 20/05/2019. https://doi.org/10.1007/978-3-030-18656-2_22

A minimal network interface for a simple network-on-chip. / Schoeberl, Martin; Pezzarossa, Luca; Sparsø, Jens.

Architecture of Computing Systems - ARCS 2019. ed. / Martin Schoeberl; Thilo Pionteck; Sascha Uhrig; Jürgen Brehm; Christian Hochberger. Springer, 2019. p. 295-307 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol. 11479 LNCS).

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

TY - GEN

T1 - A minimal network interface for a simple network-on-chip

AU - Schoeberl, Martin

AU - Pezzarossa, Luca

AU - Sparsø, Jens

PY - 2019/1/1

Y1 - 2019/1/1

N2 - Network-on-chip implementations are typically complex in the design of the routers and the network interfaces. The resource consumption of such routers and network interfaces approaches the size of an in-order processor pipeline. For the job of just moving data between processors, this may be considered too much overhead. This paper presents a lightweight network-on-chip solution. We build on the S4NOC for the router design and add a minimal network interface. The presented architecture supports the transfer of single words between all processor cores. Furthermore, as we use time-division multiplexing of the router and link resources, the latency of such transfers is upper bounded. Therefore, this network-on-chip can be used for real-time systems. The router and network interface together consume around 6% of the resources of a RISC processor pipeline.

AB - Network-on-chip implementations are typically complex in the design of the routers and the network interfaces. The resource consumption of such routers and network interfaces approaches the size of an in-order processor pipeline. For the job of just moving data between processors, this may be considered too much overhead. This paper presents a lightweight network-on-chip solution. We build on the S4NOC for the router design and add a minimal network interface. The presented architecture supports the transfer of single words between all processor cores. Furthermore, as we use time-division multiplexing of the router and link resources, the latency of such transfers is upper bounded. Therefore, this network-on-chip can be used for real-time systems. The router and network interface together consume around 6% of the resources of a RISC processor pipeline.

KW - Communication

KW - Multicore processor

KW - Network interface

KW - Network-on-chip

KW - Real-time systems

U2 - 10.1007/978-3-030-18656-2_22

DO - 10.1007/978-3-030-18656-2_22

M3 - Article in proceedings

AN - SCOPUS:85065885361

SN - 9783030186555

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 295

EP - 307

BT - Architecture of Computing Systems - ARCS 2019

A2 - Schoeberl, Martin

A2 - Pionteck, Thilo

A2 - Uhrig, Sascha

A2 - Brehm, Jürgen

A2 - Hochberger, Christian

PB - Springer

ER -

Schoeberl M, Pezzarossa L, Sparsø J. A minimal network interface for a simple network-on-chip. In Schoeberl M, Pionteck T, Uhrig S, Brehm J, Hochberger C, editors, Architecture of Computing Systems - ARCS 2019. Springer. 2019. p. 295-307. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Vol. 11479 LNCS). https://doi.org/10.1007/978-3-030-18656-2_22