A Light-Weight Statically Scheduled Network-on-Chip

Rasmus Bo Sørensen; Martin Schoeberl; Jens Sparsø

doi:10.1109/NORCHP.2012.6403129

A Light-Weight Statically Scheduled Network-on-Chip

Rasmus Bo Sørensen
, Martin Schoeberl
, Jens Sparsø

Research output: Chapter in Book/Report/Conference proceeding › Article in proceedings › Research › peer-review

Abstract

This paper investigates how a light-weight, statically scheduled network-on-chip (NoC) for real-time systems can be designed and implemented. The NoC provides communication channels between all cores with equal bandwidth and latency. The design is FPGA-friendly and consumes a minimum of resources. We implemented a 64 core 16-bit multiprocessor connected with the proposed NoC in a low-cost FPGA.

Original language	English
Title of host publication	2012 NORCHIP
Number of pages	6
Publisher	IEEE
Publication date	2012
ISBN (Print)	978-1-4673-2221-8
ISBN (Electronic)	978-1-4673-2222-5
DOIs	https://doi.org/10.1109/NORCHP.2012.6403129
Publication status	Published - 2012
Event	2012 IEEE 30th NORCHIP Conference - Hotel Richmond, Copenhagen, Denmark Duration: 12 Nov 2012 → 13 Nov 2013 Conference number: 30 https://ieeexplore.ieee.org/xpl/conhome/6385345/proceeding

Conference

Conference	2012 IEEE 30th NORCHIP Conference
Number	30
Location	Hotel Richmond
Country/Territory	Denmark
City	Copenhagen
Period	12/11/2012 → 13/11/2013
Internet address	https://ieeexplore.ieee.org/xpl/conhome/6385345/proceeding

Access to Document

10.1109/NORCHP.2012.6403129

OpenUrl availability

Full text

Cite this

@inproceedings{f7aeee11c9c94a2aa2a33295da3b79db,

title = "A Light-Weight Statically Scheduled Network-on-Chip",

abstract = "This paper investigates how a light-weight, statically scheduled network-on-chip (NoC) for real-time systems can be designed and implemented. The NoC provides communication channels between all cores with equal bandwidth and latency. The design is FPGA-friendly and consumes a minimum of resources. We implemented a 64 core 16-bit multiprocessor connected with the proposed NoC in a low-cost FPGA.",

author = "S{\o}rensen, \{Rasmus Bo\} and Martin Schoeberl and Jens Spars{\o}",

year = "2012",

doi = "10.1109/NORCHP.2012.6403129",

language = "English",

isbn = "978-1-4673-2221-8",

booktitle = "2012 NORCHIP",

publisher = "IEEE",

address = "United States",

note = "2012 IEEE 30th NORCHIP Conference ; Conference date: 12-11-2012 Through 13-11-2013",

url = "https://ieeexplore.ieee.org/xpl/conhome/6385345/proceeding",

}

TY - GEN

T1 - A Light-Weight Statically Scheduled Network-on-Chip

AU - Sørensen, Rasmus Bo

AU - Schoeberl, Martin

AU - Sparsø, Jens

N1 - Conference code: 30

PY - 2012

Y1 - 2012

N2 - This paper investigates how a light-weight, statically scheduled network-on-chip (NoC) for real-time systems can be designed and implemented. The NoC provides communication channels between all cores with equal bandwidth and latency. The design is FPGA-friendly and consumes a minimum of resources. We implemented a 64 core 16-bit multiprocessor connected with the proposed NoC in a low-cost FPGA.

AB - This paper investigates how a light-weight, statically scheduled network-on-chip (NoC) for real-time systems can be designed and implemented. The NoC provides communication channels between all cores with equal bandwidth and latency. The design is FPGA-friendly and consumes a minimum of resources. We implemented a 64 core 16-bit multiprocessor connected with the proposed NoC in a low-cost FPGA.

U2 - 10.1109/NORCHP.2012.6403129

DO - 10.1109/NORCHP.2012.6403129

M3 - Article in proceedings

SN - 978-1-4673-2221-8

BT - 2012 NORCHIP

PB - IEEE

T2 - 2012 IEEE 30th NORCHIP Conference

Y2 - 12 November 2012 through 13 November 2013

ER -

A Light-Weight Statically Scheduled Network-on-Chip

Abstract

Conference

Access to Document

OpenUrl availability

Fingerprint

Cite this