A Fully Parallel VLSI-implementation of the Viterbi Decoding Algorithm

Jens Sparsø, Henrik Nordtorp Jørgensen, Erik Paaske, Steen Pedersen, Thomas Rübner-Petersen

    Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

    326 Downloads (Pure)

    Abstract

    In this paper we describe the implementation of a K = 7, R = 1/2 single-chip Viterbi decoder intended to operate at 10-20 Mbit/sec. We propose a general, regular and area efficient floor-plan that is also suitable for implementation of decoders for codes with different generator polynomials or different values of K. The Shuffle-Exchange type interconnection network is implemented by organizing the 64 processing elements to form a ring. The ring is laid out in two columns, and the interconnections between non-neighbours are routed in the channel between the columns. The interconnection network occupies 32 % of the area, and the global signals (including power) occupy a further 10 %. A test-chip containing a pair of processing elements has been fabricated via NORCHIP (the Scandinavian CMOS IC prototype implementation service). This chip has been fully tested, and it operates correctly at speeds above 26 MHz under worst-case conditions (VDD = 4.75 V and TA = 70 °C).
    Original languageEnglish
    Title of host publicationProceedings of the 15th European Solid-State Circuits Conference
    PublisherIEEE
    Publication date1989
    Pages232-235
    ISBN (Print)3-85403-101-7
    Publication statusPublished - 1989
    Event15th European Solid-State Circuits Conference - Vienna, Austria
    Duration: 20 Sep 198922 Sep 1989
    Conference number: 15
    http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=5468015

    Conference

    Conference15th European Solid-State Circuits Conference
    Number15
    CountryAustria
    CityVienna
    Period20/09/198922/09/1989
    Internet address

    Bibliographical note

    Copyright 1989 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

    Cite this