A Framework for Dynamically-Loaded Hardware Library (HLL) in FPGA Acceleration

Gian Carlo Cardarilli, Leonardo Di Carlo, Alberto Nannarelli, Federico Maria Pandolfi, Marco Re

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

491 Downloads (Pure)

Abstract

Hardware acceleration is often used to address the need for speed and computing power in embedded systems. FPGAs always represented a good solution for HW acceleration and, recently, new SoC platforms extended the flexibility of the FPGAs by combining on a single chip both high-performance CPUs and FPGA fabric.

The aim of this work is the implementation of hardware accelerators for these new SoCs. The innovative feature of these accelerators is the on-the-fly reconfiguration of the hardware to dynamically adapt the accelerator’s functionalities to the current CPU workload. The realization of the accelerators preliminarily requires also the profiling of both the SW (ARM CPU + NEON Units) and HW (FPGA) performance, an evaluation of the partial reconfiguration times and the development of an applicationspecific IP-cores library.

This paper focuses on the profiling aspect of both the SW and HW implementation of the same operations, using arithmetic routines (BLAS) as the reference point for benchmarking, and presents a comparison of the results in terms of speed, power consumption and resources utilization.
Original languageEnglish
Title of host publicationProceedings of the 15th IEEE International Symposium on Signal Processing and Information Technology (ISSPIT 2015)
PublisherIEEE
Publication date2016
Pages291-296
ISBN (Print)978-1-5090-0480-5
DOIs
Publication statusPublished - 2016
Event15th IEEE International Symposium on Signal Processing and Information Technology (ISSPIT 2015) - Abu Dhabi, United Arab Emirates
Duration: 7 Dec 201510 Dec 2015
Conference number: 15
http://ece.adu.ac.ae/ISSPIT2015/index.html

Conference

Conference15th IEEE International Symposium on Signal Processing and Information Technology (ISSPIT 2015)
Number15
CountryUnited Arab Emirates
CityAbu Dhabi
Period07/12/201510/12/2015
Internet address

Fingerprint Dive into the research topics of 'A Framework for Dynamically-Loaded Hardware Library (HLL) in FPGA Acceleration'. Together they form a unique fingerprint.

Cite this