A Constraint Logic Programming Framework for the Synthesis of Fault-Tolerant Schedules for Distributed Embedded Systems

Kåre Harbo Poulsen, Paul Pop, Viacheslav Izosimov

    Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

    391 Downloads (Pure)

    Abstract

    We present a constraint logic programming (CLP) approach for synthesis of fault-tolerant hard real-time applications on distributed heterogeneous architectures. We address time-triggered systems, where processes and messages are statically scheduled based on schedule tables. We use process re-execution for recovering from multiple transient faults. We propose three scheduling approaches, which each present a trade-off between schedule simplicity and performance, (i) full transparency, (ii) slack sharing and (iii) conditional, and provide various degrees of transparency. We have developed a CLP framework that produces the fault-tolerant schedules, guaranteeing schedulability in the presence of transient faults. We show how the framework can be used to tackle design optimization problems.The proposed approach has been evaluated using extensive experiments.
    Original languageEnglish
    Title of host publicationWork in Progress Proceedings of 12th IEEE Conference on Emerging Technologies and Factory Automation
    Place of PublicationPatras
    PublisherIEEE
    Publication date2007
    Pages756-759
    ISBN (Print)9781424408252
    DOIs
    Publication statusPublished - 2007
    Event12th IEEE Conference on Emerging Technologies and Factory Automation - Patras, Greece
    Duration: 25 Sep 200728 Sep 2007
    Conference number: 12
    http://ieeexplore.ieee.org/xpl/mostRecentIssue.jsp?punumber=4416742

    Conference

    Conference12th IEEE Conference on Emerging Technologies and Factory Automation
    Number12
    Country/TerritoryGreece
    CityPatras
    Period25/09/200728/09/2007
    Internet address

    Bibliographical note

    Copyright note for papers published by the IEEE Computer Society: Copyright IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works, must be obtained from the IEEE.

    Keywords

    • software fault tolerance
    • embedded systems
    • constraint handling
    • safety-critical software

    Fingerprint

    Dive into the research topics of 'A Constraint Logic Programming Framework for the Synthesis of Fault-Tolerant Schedules for Distributed Embedded Systems'. Together they form a unique fingerprint.

    Cite this