Abstract
This paper describes a fully-passive discrete-time switched-capacitor RF downconverter with an on-chip oscillator, that combines quadrature mixing and harmonic rejection, designed in a 130 nm digital CMOS technology. By using MOS capacitors (varactors) to perform parametric amplification, it is possible to achieve a measured gain enhancement of about 12 dB, together with 21 dB noise figure and more than 5 dBm IIP3. Operating in the VHF-III band, the downconverter core dissipates 6.2 mW and occupies 0.024 mm2.
Original language | English |
---|---|
Journal | Analog Integrated Circuits and Signal Processing |
Volume | 75 |
Issue number | 2 |
Pages (from-to) | 299-304 |
ISSN | 0925-1030 |
DOIs | |
Publication status | Published - 2013 |
Keywords
- Downconversion
- Mixer
- Parametric amplication