A 0.2 V 0.44 µW 20 kHz Analog to Digital Σ∆ Modulator with 57 fJ/conversion FoM

Ulrik Sørensen Wismar, Dag Wisland, Pietro Andreani

Research output: Chapter in Book/Report/Conference proceedingArticle in proceedingsResearchpeer-review

379 Downloads (Pure)

Abstract

This paper presents a 90 nm CMOS ΣΔ A/D modulator operating with a supply voltage of 0.2 V, well below the threshold voltage of the transistors. The modulator is an open-loop first-order architecture based on a frequency-modulated intermediate signal, generated in a ring voltage-controlled oscillator. The linearity of the modulator is greatly improved by the adoption of a so-called soft-rail in the oscillator. Measurements show a dynamic range of 52 dB over a 20 kHz signal bandwidth with a sampling frequency of 3.4 MHz, for a total power consumption as low as 0.44 μW. The corresponding peak SNDR is 44.2 dB, while the peak SNR is 47.4 dB.
Original languageEnglish
Title of host publicationProceedings of the 32nd European Solid-State Circuits Conference, 2006. ESSCIRC 2006.
PublisherIEEE
Publication date2006
ISBN (Print)1-4244-0303-0
DOIs
Publication statusPublished - 2006
EventThe 32nd European Solid-State Circuits Conference - Montreux, Switzerland
Duration: 18 Sep 200622 Sep 2006

Conference

ConferenceThe 32nd European Solid-State Circuits Conference
CountrySwitzerland
CityMontreux
Period18/09/200622/09/2006

Bibliographical note

Copyright: 2006 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE

Cite this

Wismar, U. S., Wisland, D., & Andreani, P. (2006). A 0.2 V 0.44 µW 20 kHz Analog to Digital Σ∆ Modulator with 57 fJ/conversion FoM. In Proceedings of the 32nd European Solid-State Circuits Conference, 2006. ESSCIRC 2006. IEEE. https://doi.org/10.1109/ESSCIR.2006.307562