Terabit Ethernet on Silicon Photonic Chips

    Project Details


    This post-doc project will explore Terabit/s opto-electronic hybrid signal processing techniques for optical Terabit Ethernet using silicon photonic chips. We propose to develop chip-scale solutions for the application of 1 Terabit/s Ethernet (1 TbE), including generating, transmitting, routing and detecting serial or parallel Terabit/s signals using silicon photonic chips.
    Effective start/end date01/07/201230/06/2014


    Explore the research topics touched on by this project. These labels are generated based on the underlying awards/grants. Together they form a unique fingerprint.