High Speed Frame Synchronization and Viterbi Decoding

  • Larsen, Knud J. (Project Manager)
  • Justesen, Jørn (Project Participant)
  • Andersen, Jakob Dahl (Project Participant)
  • Paaske, Erik (Project Participant)
  • Garde, Tobias (Project Participant)
  • Bach, Thomas Bo (Project Participant)
  • Pedersen, Steen (Project Participant)
  • Sparsø, Jens (Project Participant)

Project Details

Description

The purpose of the project is to develop VHDL models of units for frame synchronization and Viterbi decoding to be used by the European Space Agency (ESA) for satellite communication at very high data rates (150 Mbit/s). The project was started with a study of algorithms and system architectures, and the first phase resulted in a number of suggestions for different units. Two of these were selected for a detailed design in the second phase: A Viterbi decoder for a data rate of 150 Mbit/s operating at half the clock rate (i.e. 75 MHz) and a frame synchronization unit to be placed after the Viterbi decoder. VHDL models for these two units were produced and the project is continued outside DTU with the actual manufacturing of the two units: an ASIC for the Viterbi decoder is made by VTT in Finland and an FPGA for the frame synchronizer unit is made by TERMA Elektronik A/S in Denmark.
StatusFinished
Effective start/end date01/01/199531/10/1998

Fingerprint

Explore the research topics touched on by this project. These labels are generated based on the underlying awards/grants. Together they form a unique fingerprint.