Co-synthesis of RSL Specifications

    Project Details

    Description

    The goal of this project is to integrate the RAISE formal method with the LYCOS
    software/hardware co-synthesis system
    obtaining a product which supports formal co-specification and verification as well
    as co-synthesis of software/hardware systems.
    StatusFinished
    Effective start/end date01/09/199731/01/1998

    Fingerprint

    Explore the research topics touched on by this project. These labels are generated based on the underlying awards/grants. Together they form a unique fingerprint.