General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain.
- You may freely distribute the URL identifying the publication in the public portal.

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

Imbalance Current Analysis and Its Suppression Methodology for Parallel SiC MOSFETs With Aid of a Differential Mode Choke

Zeng, Zheng; Zhang, Xin; Zhang, Zhe

Published in:
IEEE Transactions on Industrial Electronics

Link to article, DOI:
10.1109/TIE.2019.2901655

Publication date:
2019

Document Version
Peer reviewed version

Link back to DTU Orbit

Citation (APA):
Imbalance Current Analysis and Its Suppression Methodology for Parallel SiC MOSFETs With Aid of a Differential Mode Choke

Zheng Zeng, Member, IEEE, Xin Zhang, Member, IEEE, and Zhe Zhang, Senior Member, IEEE

Abstract—Parallel connection of SiC MOSFETs is a cost-effective solution for high-capacity power converters. However, transient imbalance current, during turn-on and -off processes, challenges the safety and stability of parallel SiC MOSFETs. In this paper, considering the impact factors of device parameters, circuit parasitics, and junction temperatures, in-depth mathematical models are created to reveal the electro-thermal mechanisms of the imbalance current. Moreover, with the incorporation of a differential mode choke (DMC), an effective approach is proposed to suppress the imbalance current among parallel SiC MOSFETs. Physic concepts, operation principles, and design guidelines of the DMC suppression method are fully presented. Besides, to reduce the equivalent leakage inductance and equivalent parallel capacitance of the DMC, winding patterns of the DMC are comparatively studied and optimized to suppress turn-off over-voltage and switching ringing. Concerning the influence of winding patterns, load currents, gate resistances, and junction temperatures, experimental results are comprehensively demonstrated to confirm the validity of theoretical models and the function of the proposed DMC suppression method. It is turned out the low-cost DMC is easy to design and utilize without complex feedback circuits or control schemes, which is a cost-effective component to guarantee consistent and synchronous on-off trajectories of parallel SiC MOSFETs.

Index Terms—Parallel SiC MOSFETs, mechanism of imbalance current, consistency and synchronization of on-off trajectories, differential mode choke.

I. INTRODUCTION

High-frequency and high-capacity power converters are increasingly demanded for transportation electrification and smart grid applications to reduce cost, improve power-density, and save manpower [1]–[3]. Thanks to the high switching speed and low switching loss, SiC MOSFET device becomes more and more popular for high-frequency power converters [4]–[6]. However, due to the low yield rate in the wafer and high thermal-mechanical stress in the device, the active area of SiC chip is limited, and the current rating of commercial SiC chip is within 100A [4], generally. Parallel connection of SiC MOSFETs is an invertible approach to elevate the current rating of the power device and pursue the high capacity of the power converter. However, the unacceptable imbalance current among parallel SiC MOSFETs poses unsolved challenges [1], [2].

Static and transient imbalance current among parallel SiC MOSFETs may lead to over-current, over-temperature, even thermal runaway, which challenges the safety of parallel devices and limits the usable current rating [7]. The static imbalance current might be automatically suppressed by the positive temperature-dependent on-resistance of device. However, compared with Si counterpart, the on-resistance of SiC MOSFET is not sensitive to junction temperature [8]. The inherent current-sharing capability of SiC MOSFET by using on-resistance is restricted. Besides, the transient imbalance current cannot be self-suppressed by the parallel devices [9], [10]. In contrast, the negative temperature-dependent threshold voltage undesirably increases the transient imbalance current. Due to the challenge of imbalance current, current de-rating is inevitable to design and use the parallel SiC MOSFETs. Current capacities of parallel devices are not fully utilized, which is undesired and uneconomical [11], [12]. Therefore, the transient imbalance current should be carefully addressed for high-capacity applications of parallel SiC MOSFETs.

Some researches focus on the reasons of imbalance current among parallel SiC MOSFETs. From the viewpoint of manufacturing and material, SiC MOSFETs are not as mature as their Si counterparts. Differences in electrical parameters of parallel SiC MOSFETs may lead to imbalance current [13], [14]. For instance, inconsistent threshold voltages of parallel SiC MOSFETs result in asynchronous turn-on and -off trajectories, as well as the imbalance current. Besides, an asymmetrical circuit layout results in mismatched parasitics in power loops, common source loops, and gate loops among parallel SiC MOSFETs [15], [16]. The mismatched parasitic inductances result in asymmetrical impedances and increase the imbalance current among parallel branches [17], [18].
Furthermore, unequal junction temperatures of parallel SiC MOSFETs also lead to imbalance current by the electro-thermal coupling of temperature-sensitive electrical parameters [19]–[21]. However, how the imbalance current generated and expanded is still poorly modeled. In-depth principles and mathematical models of the imbalance current should be carefully concerned to suppress it better.

Recently, some existing approaches have been reported to overcome the imbalance current [22]–[32]. Series resistor inserted into the parallel branches can limit the static imbalance current, but it does not affect on the transient imbalance current. Some researches focus on the optimal layout of direct bonding copper (DBC) to guarantee consistent parasitics and balance currents of parallel SiC MOSFETs [22], [23]. Generally, it is costly and time-consuming to design novel and effective DBC layouts for parallel SiC MOSFETs. Additionally, an absolutely symmetrical DBC layout does not exist, so it is a very challenging task to suppress the imbalance current by using optimized DBC. With the aid of differential current sensor and analog time-delay controller, the active gate driver is a practical approach to handle the imbalance current and ensure the synchronous trajectories of parallel MOSFETs [24]–[26]. By using active gate driver, the differential current sensor with multi-channel and high-bandwidth property is difficult to fabricate. Besides, the analog feedback control is complicated to design. Therefore, to overcome the imbalance current, some simple approaches based on passive elements should be further investigated. Inductance-based passive balancing is a creative solution, which has been proposed to reshape the loop impedance and limit the imbalance current [27]–[31]. The inserted passive inductances and gate resistances change the impedance of gate-source loops, the stability of parallel SiC MOSFETs in transient processes ought to be further addressed [32]–[34]. However, thanks to the benefits of low cost, fast dynamics, and easy design, passive-based approaches to suppress the imbalance current are promising solutions and need more concerns.

Revisiting the imbalance current issue of parallel SiC MOSFETs, the imbalance current is a kind of differential mode current, essentially. Inspired by the successfully used common mode chokes to attenuate common mode current in high-frequency power supplies, an interesting idea is naturally generated as: the imbalance current can be suppressed by a simple differential mode choke (DMC).

In this paper, in-depth mathematical models are proposed to reveal the electro-thermal principles of imbalance current among parallel SiC MOSFETs. After that, a DMC-based suppression methodology is proposed, designed, and verified to guarantee the consistent and synchronous on-off trajectories of parallel SiC MOSFETs. The rest of this paper is organized as follows. The phenomenon of imbalance current issue is briefly described and analyzed in Section II. In Section III, to understand the imbalance current, electro-thermal mechanisms of the imbalance current are comprehensively modeled and analyzed. In Section IV, the DMC-based method is proposed to suppress the imbalance current. Physic concepts, operation principles, and design guidelines of the DMC are also presented. In Section V, considering multiple impact factors, extensive experiments are provided to confirm the validity of the proposed approach. Extension and comparison of proposed DMC suppression method are illustrated in Section VI. Finally, Section VII summarizes this paper.

II. PROBLEM DESCRIPTION: IMBALANCE CURRENT AMONG PARALLEL SiC MOSFETs

The configuration of parallel SiC MOSFET devices under test (DUTs) is shown in Fig. 1. Some key variables are listed in TABLE I. \( i_d1 \) and \( i_d2 \) are drain currents, where subscripts 1 and 2 respectively represent DUT 1 and DUT 2. Typically measured imbalance current issue of parallel SiC MOSFETs is demonstrated in Fig. 2.

Table I. Parameters of Test Rig

| \( V_{dc} \) | DC-link voltage |
| \( C_{dc} \) | DC-link capacitance |
| \( v_{gs} \) | Drain-source voltage |
| \( L \) | Load inductance |
| \( i_g \) | Load current |
| \( V_G \) | Output voltage of gate driver |
| \( R_{g} \) | Gate resistance |

\( V_{gs} \), \( v_{ds} \), and (a) threshold voltage \( V_{th} \) of SiC and Si MOSFETs are depicted in Fig. 3. The \( R_{dson} \) of SiC device is less sensitive to temperature than Si device. The self-current-sharing capability of SiC MOSFET is limited. In contrast, the negative temperature-dependent \( V_{th} \) degrades the current-sharing performance. Therefore, the imbalance current of parallel SiC MOSFETs is more severe than Si ones. Mechanism models and physic methods are urgently needed to understand and suppress the imbalance current.

Fig. 3. Comparison of SiC and Si MOSFETs. Temperature-dependent (a) on-resistance \( R_{dson} \) and (b) threshold voltage \( V_{th} \).
III. MATHEMATICAL MECHANISMS OF IMBALANCE CURRENT FROM ELECTRO-THERMAL PERSPECTIVE

The imbalance current among parallel SiC MOSFETs is mainly influenced by three factors: inconsistent device parameters, asymmetrical circuit layouts, and unequal junction temperatures. These inevitable factors jointly result in the imbalance current \( \Delta i_d = i_d1 - i_d2 \), which can be expressed as

\[
\Delta i_d = F_i(\Delta V_{gs}, \Delta \beta, \Delta L_d, \Delta L_s, \Delta T_j),
\]

where \( F_i(\cdot) \) is a nonlinear function; \( \Delta V_{gs} \) and \( \Delta \beta \) are dispersing threshold voltage and transconductance coefficient of parallel devices; \( \Delta L_d \) and \( \Delta L_s \) are mismatched stray inductances at drain and source terminals; \( \Delta T_j \) is junction temperature difference of parallel devices.

Although the impact of individual factor may be small, the entire imbalance current \( \Delta i_d \) might be unacceptable. Lacking of mechanism models to characterize the imbalance current, it poses an unsolved challenge to rebalance the load currents of parallel SiC MOSFETs.

The imbalance current is nonlinearly influenced by many factors as indicated in (1). It is not possible to consider all the impacts at the same time. Based on the small-signal analysis methodology, some essential principles of imbalance current are mathematically modeled considering the electro-thermal factors one-by-one as follows.

A. Impact of Dispersing Device Parameters

Drain current of either SiC MOSFET in Fig. 1 can be expressed as

\[
i_d = \begin{cases} 
0 & \text{if } v_{gs} < V_{th} \\
g_m(v_{gs} - V_{th}) = \beta(v_{gs} - V_{th})^2 & \text{if } v_{gs} \geq V_{th},
\end{cases}
\]

where \( g_m \) and \( V_{th} \) are the transconductance and threshold voltage. Transconductance coefficient \( \beta \) is determined by the structure size of chip [35], which can be written as

\[
\beta = \frac{\mu_n C_{OX} Z_{CH}}{2L_{CH}},
\]

where \( \mu_n \) is the majority-carrier mobility, \( C_{OX} \) is the gate oxide capacitance per unit area, \( C_{OX} = \varepsilon_{OX}/t_{OX} \). \( t_{OX} \) is the dielectric constant of the silicon dioxide. \( I_{OX} \) is the thickness of the gate oxide. \( Z_{CH} \) and \( L_{CH} \) are channel width and length.

According to Fig. 1, the transfer function model from gate drive voltage \( V_g \) to gate-source voltage \( V_{gs} \) can be written as

\[
V_{gs}(s) = \frac{1}{(L_g + L_d)C_{gs}s^2 + R_d s + 1} V_g + V_0,
\]

where \( s = 2\pi f \) is the Laplace operator; \( f \) is the specific frequency; \( C_{gs} \) is the gate-source capacitance of SiC MOSFET; \( L_g \) and \( L_d \) are parasitic inductances at gate and source terminals; \( R_d \) is gate resistance of gate driver, as summarized in TABLE I. \( V_{gs}(s) \) is the gate-source voltage in frequency domain. The gate-source voltage in time domain can be derived from (4) by using inverse Laplace transform, \( v_{gs} = \mathcal{L}^{-1}\{V_{gs}(s)\} \).

If the parameter variation of \( V_{th} \) is \( \Delta V_{th} \), the transient imbalance current caused by \( \Delta V_{th} \) can be expressed as

\[
\Delta i_d(\Delta V_{th}) = \frac{\partial i_d}{\partial V_{th}} \Delta V_{th} = -2\beta(v_{gs} - V_{th})^3 \Delta V_{th}.
\]

According to (4), during turn-on and -off processes, because the impedances of stray inductances and capacitance are affected by specific frequency, the gate-source voltage \( v_{gs} \) in time domain can be analyzed in frequency domain to understand the frequency-related principles of imbalance current.

Similarly, transient imbalance current caused by dispersing parameter \( \beta \) can be derived as

\[
\Delta i_d(\Delta \beta) = \frac{\partial i_d}{\partial \beta} \Delta \beta = (v_{gs} - V_{th}) \Delta \beta,
\]

where \( \Delta \beta \) is the parameter variation of \( \beta \).

Taking C2M0080120D as an example, in (2)–(6), \( V_g = 20 \) V, \( V_{th} = 2.6 \) V, \( \beta = 1 \) \( \mu \) A/\( \mu \) V\(^2\), \( R_d = 20 \) \( \Omega \), \( C_{gs} = 1980 \) \( \mu \) F at 600 V [36]. parasitics \( L_g = 9.2 \) mH, \( L_d = 7.5 \) mH [37]. According to (4) and (5), the numerical results of \( \Delta i_d \) caused by \( \Delta V_{th} \) and influenced by \( v_{gs} \) is illustrated in Fig. 4(a). It can be found the magnitude of transient imbalance current \( \Delta i_d \) dramatically increases with \( v_{gs} \), \( \Delta V_{th} \), and \( \beta \).

The transient imbalance current in frequency domain is depicted in Fig. 4(b). The imbalance current in three-dimension space can be mapped to two-dimension space as shown in Fig. 4(c) and (d).

Although the maximum switching frequency of SiC MOSFET may be up to several MHz, the commonly used switching frequency of SiC MOSFET is from several dozens of kHz to several hundreds of kHz. As shown in Fig. 4(b) to (d), frequency-dependent transient imbalance current is attenuated above 1 MHz, considering the frequency range from switching frequency to ten times of switching frequency. Due to the un-negligible imbalance current, the imbalance current in the considered frequency range should be paid enough attention.

Besides, in Fig. 4, it can be concluded that small \( \beta \) is useful to reduce the transient imbalance current. The imbalance current \( \Delta i_d \) can be eliminated if and only if \( \Delta V_{th} = 0 \). However, due to the difficulty of device fabrication, the parameter variation of SiC MOSFET is inevitable.
B. Impact of Mismatched Stray Inductances

Caused by asymmetrical layouts of parallel devices in power package or power circuit, mismatched stray inductances also lead to transient imbalance current. The mismatched parasitics mainly come from power drain inductance $L_d$ and common source inductance $L_s$ in power loops.

Accounting for the mismatched $L_d$, parallel branches in Fig. 1 satisfy Kirchhoff’s voltage law, which can be expressed as

$$V_{ds} = L_{ds} \frac{di_{ds}}{dt} + i_d R_{sds} = L_{ds} \frac{di_{ds}}{dt} + i_d R_{sds} - i_d R_{sds} = V_{ds},$$

(7)

where $R_{sds1}$ and $R_{sds2}$ are on-resistances of parallel SiC MOSFETs. Supposing $R_{sds1} = R_{sds2} = R_{sds}$, $L_d = L_{ds} + L_s$, and $L_s = L_{ds} + L_{ds}$, where $L_{ds}$ is the difference of stray inductions between parallel branches, (7) can be rewritten as

$$\Delta L = \Delta L_d + (L_{ds} + L_s) \frac{di}{dt} + R_{sds} \Delta i_d = 0.$$  

The slope of drain current $i_d$ is determined by the performance of SiC MOSFET, which can be approximately expressed as

$$\frac{di}{dt} \approx \frac{I}{t},$$

(9)

where $I$ is the load current in load inductor, $t$ is the transient time of device’s drain current rising from 0 to $I/2$.

Therefore, $\Delta i_d$ caused by mismatched $L_d$ can be expressed as

$$\Delta i_d(\Delta L_d) = -\frac{I}{2t} \frac{\Delta L_d}{R_{sds}} \frac{\Delta L_d}{(L_{ds} + L_s)}. $$

(10)

It can be seen $\Delta i_d$ is proportional to $I/t$, which means slow switching speed is useful to reduce the transient imbalance current caused by $\Delta L_d$. Additionally, the maximum value of transient imbalance current occurs at $s = 0$, which can be expressed as

$$\Delta i_d(I/L) = \Delta i_d|_{s=0} = -\frac{I}{2t} \frac{\Delta L_d}{R_{sds}}.$$ 

(11)

Taking $L_{ds} = 5.9 \mu H$, $R_{sds} = 80 \mu \Omega$, $L_d = 7.5 \mu H$, and $g_m = 2.4 S$ for example, the imbalance current $\Delta i_d$ versus $\Delta L_d$ and $t$ is depicted in Fig. 6. Transient imbalance current should be paid more attention for high-frequency application of SiC MOSFET with very small $t$.

Similarly, considering the influence of mismatched $L_s$, the drain currents in (2) can be written as

$$\begin{align*}
    i_{d1} &= g_m\left(v_{gs} - v_{t1} - V_{th1}\right), \\
    i_{d2} &= g_m\left(v_{gs} - v_{t2} - V_{th2}\right), \quad (12)
\end{align*}$$

where $v_{t1} = L_d di_{ds}/dt$ and $v_{t2} = L_d di_{ds}/dt$ are the induced voltages by common source inductances of the SiC MOSFETs. If the threshold voltage and transconductance are matched ($V_{th1} = V_{th2} = V_{th}$, $g_{m1} = g_{m2} = g_m$), (12) can be simplified to

$$\Delta i_d \frac{di}{dt} + L_s \frac{di}{dt} = -\frac{1}{g_m} \Delta i_d.$$ 

(13)

where $\Delta L = L_1 - L_2$. Transient imbalance current can be derived as

$$\Delta i_d(\Delta L) = \frac{g_{m}L_{ds}}{2t} \Delta L.$$ 

(14)

Similar to (11), the maximum value of transient imbalance current appears at $s = 0$, which can be expressed as

$$\Delta i_d(\Delta L) = \Delta i_d|_{s=0} = \frac{g_{m}L_{ds}}{2t} \Delta L.$$ 

(15)

In the condition of $L_{ds} = 7.5 \mu H$ and $g_m = 2.4 S$, the impact of mismatched $L_s$ is illustrated in Fig. 7. Compared (14) to (10),

![Graphical representation of transient imbalance current analysis](image-url)

Fig. 6. Imbalance current affected by mismatched $L_d$ at $I_d = 30 A$. (a) $\Delta i_d$ versus $\Delta L_d$ at $t = 0$, (b) $\Delta i_d$ versus $\Delta L_d$ and $f$, (c) mapped $\Delta i_d$ versus $f$ at $t = 25 ns$, and (d) mapped $\Delta i_d$ versus $f$ at $t = 50 ns$.

![Graphical representation of transient imbalance current analysis](image-url)

Fig. 7. Imbalance current affected by mismatched $L_s$ at $I_d = 30 A$. (a) $\Delta i_d$ versus $\Delta L_s$ and $t$, at $s = 0$, (b) $\Delta i_d$ versus $\Delta L_s$ and $f$, (c) mapped $\Delta i_d$ versus $f$ at $t = 25 ns$, and (d) mapped $\Delta i_d$ versus $f$ at $t = 50 ns$. 

In the condition of $L_{ds} = 7.5 \mu H$ and $g_m = 2.4 S$, the impact of mismatched $L_s$ is illustrated in Fig. 7. Compared (14) to (10),
because $1/g_m > R_{\text{on-off}}$, the imbalance current caused by $\Delta L_i$ is smaller than that by $\Delta L_d$.

### C. Impact of Unequal Junction Temperatures

Electrical characteristics of SiC MOSFETs are highly temperature-dependent. The asymmetrical layout of parallel SiC MOSFETs on a heat-sink or DBC results in unequal thermal resistances and junction temperatures. Based on (2), how temperature affects the drain current through the temperature-dependent $g_m$ and $V_{th}$ can be derived, which can be expressed as

$$\frac{\partial i_d}{\partial T_j} = (v_{gs} - V_{th}) \frac{\partial g_m}{\partial T_j} - g_m \frac{\partial V_{th}}{\partial T_j},$$

where $T_j$ is the junction temperature of the SiC MOSFET. The transient imbalance current, caused by the junction temperature difference $\Delta T_j$ of parallel SiC MOSFETs, can be derived as

$$\Delta i_t(\Delta T_j) = \frac{\partial i_d}{\partial T_j} \Delta T_j.$$

The typical temperature-dependent $g_m$ and $V_{th}$ of the SiC MOSFET device C2M0080120D can be expressed as [38]

$$\begin{align*}
V_{th} &= 2.71 - 6.37 \times 10^{-3} T_j, \\
g_m &= 2.39 + 1.62 \times 10^{-3} T_j.
\end{align*}$$

According to (16)–(18), Fig. 8 demonstrates the transient imbalance current caused by unequal junction temperatures, in case of $V_{th} = 2.7 \text{ V}$, $g_m = 2.4 \text{ S}$, $T_j = 25 \text{ °C}$, and $I_d = 30 \text{ A}$. It can be found that the imbalance current $\Delta i_t$ increases with $\Delta T_j$ and $v_{gs}$. Big $V_{th}$ is helpful to suppress the transient imbalance current. Besides, it is evident that the transient imbalance current has a positive temperature-dependent coefficient, which may lead to thermal runaway among parallel SiC MOSFETs and cause damages.

![Fig. 8. Imbalance current affected by unequal $T_j$ at $i_d = 30 \text{ A}$. (a) $\Delta i_t$ versus $\Delta T_j$ and $v_{gs}$, (b) $\Delta i_t$ versus $\Delta T_j$, and (c) mapped $\Delta i_t$ versus $f$ at $V_{th} = 2 \text{ V}$, and (d) mapped $\Delta i_t$ versus $f$ at $V_{th} = 4 \text{ V}$.](image)

According to the before mentioned mechanisms of imbalance current, multiple inevitable electro-thermal factors jointly result in the imbalance current among parallel SiC MOSFETs, it is difficult to eliminate all these factors. Therefore, some auxiliary circuits should be addressed to suppress the imbalance current.

### IV. PROPOSED DMC METHOD FOR IMBALANCE CURRENT SUPPRESSION

#### A. Physic Concept of the Proposed DMC

Schematic diagram of the DMC is illustrated in Fig. 9. As shown in Fig. 9(a), the balance load current is common mode current, and the magnetic flux density $B_c$ in the core is zero. $i_{d1}$ and $i_{d2}$ are affected by leakage inductance caused by leakage magnetic flux density $B_c$ in the air. As depicted in Fig. 9(b), the imbalance current is differential mode current, and it activates the $B_c$. The corresponding magnetizing inductance is big enough to limit the imbalance current.

![Fig. 9. Magnetic flux densities of DMC induced by (a) balance current $i_{d1} = i_{d2}$ and (b) imbalance current $i_{d1} > i_{d2}$.](image)

From the viewpoint of impedance, the imbalance current, caused by the before mentioned impact factors, can be modeled as

$$\Delta i_t = \frac{v_m}{Z_1 - Z_2} = \frac{v_m}{(Z_1 - Z_2)/Z_2 Z_1},$$

where $Z_1$ and $Z_2$ are equivalent impedances in parallel branches.

Operation principles of the DMC to suppress imbalance current can be characterized as 4 dynamic intervals, as illustrated in TABLE II and Fig. 10.

1. **Interval 1**: At the beginning, assuming $Z_1 = Z_2$, so $i_{d1} = i_{d2}$, currents of parallel SiC MOSFETs are balanced.

2. **Interval 2**: If $Z_1 \neq Z_2$, for instance, $Z_1 < Z_2$, the corresponding imbalance current in (19) circulates between the parallel branches, i.e., $i_{d1} > i_{d2}$ in Fig. 10.

3. **Interval 3**: According to the dot convention of DMC, the induced voltages in parallel branches are opposite (i.e., $v_m$ and $-v_m$ in Fig. 10, where $v_m = L_{dm} \Delta i_t / dt$).

4. **Interval 4**: Induced voltages regulate the imbalance current (i.e., $i_{d1} \uparrow$, $i_{d1} \downarrow$, $\Delta i_t \rightarrow 0$) until the currents are balanced again.

### TABLE II

<table>
<thead>
<tr>
<th>INTERVALS DURING IMBALANCE CURRENT SUPPRESSION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interval 1</td>
</tr>
<tr>
<td>Interval 2</td>
</tr>
<tr>
<td>Interval 3</td>
</tr>
<tr>
<td>Interval 4</td>
</tr>
</tbody>
</table>

![Fig. 10. Schematic diagram for imbalance current suppression by DMC.](image)
It should be noted, by using the DMC to suppress imbalance current, one winding observes energy $P_n = v_n \Delta i_n$ and converts electric energy to magnetic energy. However, the other winding generates energy $P_n = -v_n \Delta i_n$ and converts magnetic energy to electric energy. Therefore, DMC utilizes magnetic flux as a media to transfer current from one branch to the other, and it can eliminate the imbalance current without energy loss in ideal condition.

B. Theory Foundation of the Proposed DMC

(1) Mathematical Models of the Proposed DMC Method

Fig. 11(a) demonstrates a test rig for current sharing of parallel SiC MOSFETs by incorporating the DMC. According to the configuration of the DMC by using sectional winding in Fig. 11(b), the magnetic flux density $B_i$ in the core caused by the transient imbalance current can be expressed as

$$B_i = \frac{2n\mu_0 i_{m} - i_{s}}{\pi(D_{max} + D_{min})} = \frac{2n\mu_0 i_{m} - \Delta i_n}{\pi(D_{max} + D_{min})},$$

(20)

where $n$ is the turns of winding, $\mu_0$ and $\mu_1$ are the vacuum permeability and relative permeability, respectively. $D_{max}$ and $D_{min}$ are external and inner diameters of the core. The leakage magnetic flux density $B_{k}$ in the air can be expressed as

$$B_k = n\mu_0\mu_r i_{m}/l.$$

(21)

Fig. 11. Test rig for parallel SiC MOSFETs. (a) Schematic of test rig, (b) structure of DMC, and (c) equivalent circuit of test rig.

Fig. 11(c) indicates the schematic diagram of DMC. Equivalent parallel capacitance (EPC) $C_0$ is caused by the stray capacitor of DMC winding. It might result in ringing during turn-on and -off, but it does not influence the current-sharing performance. The EPC can be minimized by using optimized winding patterns.

In Fig. 11(c), the magnetic inductance $L_m$ and leakage inductance $L_{os}$ of the DMC can be expressed as

$$L_m = \frac{nB_S}{\Delta i_n} = \frac{2n^2S}{\pi(D_{max} + D_{min})},$$

$$L_{os} = \frac{nB_S}{I_{m}} = n^2\mu_0 S/l,$$

(22)

where $S = ah = 0.5(D_{max} - D_{min})h$ is the cross-sectional area of the core; $l$ is the length of winding, as shown in Fig. 11(b). It should be noted $L_m$ is determined by the leakage magnetic flux density and can be eliminated by using advanced winding structure.

(2) Operation Principles of the Proposed DMC Method

Ignoring the EPC, based on the proposed DMC suppression solution, according to the schematic diagram in Fig. 11(c), controlled currents in parallel branches satisfy

$$\left( I_n + L_{d1} \right) \frac{di_{d1}}{dt} + I_m \frac{d\Delta i_n}{dt} + R_{dson1} \Delta i_{d1} = 0,$$

$$\left( I_n + L_{d2} \right) \frac{di_{d2}}{dt} - I_m \frac{d\Delta i_n}{dt} + R_{dson2} \Delta i_{d2} = 0.$$  

(23)

If $R_{dson1} = R_{dson2} + \Delta R_{dc}$, (23) can be simplified to

$$\left( 2I_m + L_{d1} + L_{d2} \right) \frac{d\Delta i_n}{dt} + \left( \Delta L_{d1} + \Delta L_{d2} \right) \frac{di_{d1}}{dt} + R_{dson2} \Delta i_{d2} = 0.$$  

(24)

Therefore, according to (24), $\Delta i_n$ can be expressed as

$$\Delta i_n = -\frac{\Delta R_{dc} + (\Delta L_{d1} + \Delta L_{d2})/l_{r}}{R_{dson2}} \frac{I_{d2}}{2}.$$  

(25)

It can be seen $\Delta i_n$ increases with $I_n$. To avoid saturation of DMC, the DMC core material and winding turns should be optimally designed. In dynamic state, $s \neq 0$, because $L_m \gg L_{d1} + L_{d2} + L_{d3}$, the high-frequency transient imbalance current $\Delta i_n$ is mainly limited by $L_m$. In steady-state, $s = 0$, (25) can be simplified to

$$\Delta i_{dmax} = \Delta i_{dmax} \bigg|_{s=0} = \frac{\Delta R_{dc} + (\Delta L_{d1} + \Delta L_{d2})/l_{r}}{R_{dson2}} \frac{I_{d1}}{2}.$$  

(26)

The maximum imbalance current $\Delta i_{dmax}$ is theoretically defined by the equivalent impedance $\Delta R_{dson} + (\Delta L_{d1} + \Delta L_{d2})/l_{r}$. According to (25), the ratio of imbalance current, which is defined as $\gamma$, can be expressed as

$$\gamma = \frac{\Delta i_{dmax}}{I_{d1}/2} = \frac{\Delta R_{dc} + (\Delta L_{d1} + \Delta L_{d2})/l_{r}}{2(2I_m + L_{d1} + L_{d2} + L_{d3})s + R_{dson2}}.$$  

(27)

In the condition of $\Delta L_{d1} = \Delta L_{d2} = 2 \text{nH}$, $L_m = 1 \text{nH}$, and $\Delta L_{d3} = 10 \text{nH}$, the $\gamma$ greatly decreases with the increased $L_m$, as indicated in Fig. 12(a). However, big $L_m$ also means bulk volume, heavy weight, and more cost. Therefore, there is a trade-off to determine $L_m$.

Fig. 12(a) can be mapped as Fig. 12(b) and Fig. 12(c), the relationship between $\gamma$ and $L_m$ can be expressed by a nonlinear function $L_m = F_{F} \left( \gamma, f, t \right)$. As long as the expected $\gamma$ is determined, the designed $L_m$ can be found in Fig. 12(b) and Fig. 12(c). For
example, in the condition of \( t_c = 25 \text{ ns} \), if the ratio of imbalance current is set as \( \gamma = 5\% \), the minimum \( L_m \) should be 2 \( \mu \text{H} \) to meet the desired \( \gamma \) according to Fig. 12(b). As indicated in Fig. 12(c), to guarantee the same \( \gamma \) in the scenario of faster \( \frac{di}{dt} \), the minimum \( L_m \) should be 7 \( \mu \text{H} \) in the condition of \( t_c = 10 \text{ ns} \).

As mentioned before, it can be found magnetic flux density in the core is the main contributor to limit imbalance current, while leakage magnetic flux density should be minimized to limit parasitic inductance and attenuate switching ringing.

### C. Design Guidelines of the Proposed DMC

To optimally design the DMC for imbalance current suppression, some criteria should be fulfilled: high-frequency material, proper winding turns, enough operation magnetic flux density, and optimal winding structure. Some practical design guidelines of DMC are presented step-by-step as follows.

1. **Step 1: Selecting Materials of Core and Wire**

   Targeting at high-frequency application, AlSiFe based metallic powder core is preferred for the DMC to reduce the loss caused by eddy-current and hysteresis effect. Besides, Litz wire is recommended for the windings to reduce the loss caused by skin effect and proximity effect.

2. **Step 2: Calculating Winding Turns (n)**

   Winding turns \( n \) is determined by the expected \( L_m \) which decided by the map between \( \gamma \) and \( L_m \) in Fig. 12. According to (22), the numerical calculation of minimum turns \( n \) can be derived as

   \[
   n = \frac{\pi(D_{\text{max}} + D_{\text{min}})}{\mu_0 \mu_r (D_{\text{max}} - D_{\text{min}}) b h}.
   \]  

   In practice, turns can be chosen as the minimum integer larger than the calculated \( n \) in (28).

3. **Step 3: Determining Operation Magnetic Flux Density (\( B_{\text{op}} \))**

   \( B_{\text{op}} \) is determined by the maximum imbalance current to be handled, which can be expressed as

   \[
   B_{\text{op}} = \frac{2n \mu_0 \mu_r \Delta b_{\text{max}}}{\pi(D_{\text{max}} + D_{\text{min}})}.
   \]  

   \( B_{\text{op}} \) is limited by the saturation magnetic flux density of core. To avoid the saturation of DMC, \( B_{\text{op}} \) should not larger than the larger saturation magnetic flux density \( B_{\text{sat}} \) of the core material, \( B_{\text{op}} \leq B_{\text{sat}} \), and it can be derived that

   \[
   \varepsilon = (B_{\text{sat}} - B_{\text{op}}) / B_{\text{sat}}, \quad \varepsilon \in [0, 1],
   \]  

   where \( \varepsilon \) is a coefficient to quantify the margin of reserved magnetic flux to resist the saturation of DMC in extreme load conditions.

4. **Step 4: Optimizing Winding Pattern**

   To avoid turn-off over-voltage caused by DMC, leakage inductance \( L_o \) of the DMC should be minimized. Besides, the EPC may activate switching ringing, and it should be minimized. These issues can be achieved by using an optimal winding pattern.

   Sectional and bifilar windings are the commonly used windings, as shown in Fig. 13. Compared with the sectional winding, currents in bifilar winding flow in opposite directions. Therefore, the magnetic field created by one winding is equal and opposite to that created by the other. Thus, leakage magnetic flux density and leakage inductance of the DMC can be reduced by using bifilar winding. Besides, bifilar winding performs lower EPC because the distance between successive turns is greater than sectional winding.

   ![Fig. 13. Comparison of electromagnetic fields in DMC by using (a) sectional winding and (b) bifilar winding.](image)

   The electromagnetic fields of the DMC with specific winding patterns at \( I_L = 30 \text{ A} \) are virtualized by using finite element analysis (FEA) tool Maxwell, as depicted in Fig. 13. Compared with sectional winding, the magnetic flux density (\( B_{\text{op}} \)) of DMC by using bifilar winding is remarkably reduced as desired. Besides, the electric flux density (\( D_{\text{E}} \)) of DMC by using bifilar winding is much smaller than that by using sectional winding. As a result, thanks to the minimized leakage inductance and EPC bifilar winding is recommended for the DMC to reduce turn-off over-voltage and switching ringing.

5. **Design Case of the DMC**

   It should be noted, like all magnetic components, trial and error method may be used to design the DMC. To better understand the DMC, a design example is provided:

   **Step 1:** Choosing AlSiFe core CS229125 (\( \mu_r = 125 \), \( B_{\text{sat}} = 1.05 \text{ T} \), \( D_{\text{max}} = 23 \text{ mm} \), \( D_{\text{min}} = 14 \text{ mm} \), \( h = 7.62 \text{ mm} \)) and Litz wire (100 strands and cross-area 0.78 \( \text{mm}^2 \)) as DMC materials.

   **Step 2:** As illustrated in IV.B, based on the trade-off between current-sharing performance and volume, \( \gamma \) is set as 5\%, and \( L_m \) is selected as 9 \( \mu \text{H} \) according to Fig. 12. Winding turns are derived as \( n = 10 \) according to (28).

   **Step 3:** To handle \( \Delta b_{\text{max}} = 20 \text{ A} \), according to (29), \( B_{\text{op}} \) is calculated as 0.54 \( \text{T} \), which is much smaller than \( B_{\text{sat}} \). Margin coefficient \( \varepsilon \) approximates to 50\%. Thus, sufficient margin is reserved to avoid saturation of DMC in extreme load conditions.

   **Step 4:** Bifilar winding is implemented to reduce \( L_o \) and EPC as small as possible.

### V. EXPERIMENTAL VALIDATIONS

To confirm the performance of the proposed DMC-based suppression method, an inductor-clamped double-pulse test (DPT) platform is set up, as shown in Fig. 14(a). Parallel SiC MOSFETs C2M00080120D are employed as DUTs. Facilities utilized in the test rig are listed in TABLE III. A TI TMS320F28335 DSP control board is used to generate the gate pulses. DMC prototypes with different windings patterns are made as shown in Fig. 14(b). Overall test conditions are selected as \( V_{\text{dc}} = 600 \text{ V} \), \( I_L = 20 \text{ A} \), \( R_G = 20 \Omega \), \( V_G = 20/-5 \text{ V} \), and \( L = 560 \text{ \mu H} \).
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TIE.2019.2901655, IEEE Transactions on Industrial Electronics

Commonly used sectional and bifilar windings and EPC, performances of the DMC highly depend on the current-sharing performance and reduce switching ringing. It is proved the bifilar winding can achieve better current ratio $\gamma$ is reduced from 40% to 7% by using bifilar winding, compared with sectional winding, the peak value of imbalance effectively reduce the ringing during turn-on and -off. Besides, it is much smaller than that by using bifilar winding (nearly 20 MHz). Thanks to the minimized parasitics, bifilar winding can be able to reduce transient and static imbalance currents, which is helpful to promote the safety of parallel SiC MOSFETs. By using DMC, the dv/dt of SiC MOSFETs decreases and its switching loss slightly increases, compared with the scenario by using series resistors.

As mentioned in Section IV, due to the leakage inductance and EPC, performances of the DMC highly depend on the winding pattern. Commonly used sectional and bifilar windings are fabricated and evaluated, as illustrated in Fig. 15. By using sectional winding of DMC, due to the non-optimized leakage-inductance and EPC, the resonant frequency of drain current and drain-source voltage approximately 10 MHz, which is much smaller than that by using bifilar winding (nearly 20 MHz). Thanks to the minimized parasitics, bifilar winding can effectively reduce the ringing during turn-on and -off. Besides, compared with sectional winding, the peak value of imbalance current ratio $\gamma$ is reduced from 40% to 7% by using bifilar winding. It is proved the bifilar winding can achieve better current-sharing performance and reduce switching ringing, compared with the sectional winding.

Different test conditions are further compared, including without solution, with series resistors, and with DMC. Experimental results are depicted in Fig. 16.

In condition of no current-sharing solution, Fig. 16(a) illustrates the measured on-off trajectories of parallel SiC MOSFETs. As mentioned in Section III, the maximum imbalance current occurs at the end of turn-on or -off processes. With the help of series resistors 1 $\Omega$ inserted in the parallel branches, Fig. 16(b) demonstrates that the static imbalance current can be suppressed. However, because the utilized series resistors cannot affect the on-off trajectories of SiC MOSFETs, the transient imbalance current remains. By implementing the DMC with bifilar winding, both the transient and static imbalance currents are greatly suppressed, as indicated in Fig. 16(c).

Key characteristics of the experimental waveforms in Fig. 16 are quantified in TABLE IV. Thanks to the DMC, behaviors of parallel SiC MOSFETs approximately keep the same, including current curves, turn-on loss $E_{on}$, turn-off loss $E_{off}$, peak current $i_{max}$, turn-off loss $E_{diff}$, current rise time $t_{ir}$, current fall time $t_{if}$, voltage rise time $t_{vr}$, voltage fall time $t_{vf}$, and maximum voltage $v_{dsmax}$. Trajectories of parallel SiC MOSFETs are forced to be synchronized and consistent. Benefit from the minimized leakage inductance by using bifilar winding, DMC nearly increases the peak value of voltages $v_{ds}$ during turn-off. By using the DMC, the ratio of imbalance current is reduced from 28% to 6%. Compared with the scenario without suppression, peak value of load current is reduced from 18.8 A to 17.6 A by using the DMC. That is to say, the peak value of drain current is decreased by (18.8 – 17.6)/17.6 = 7%, which is helpful to promote the safety of parallel SiC MOSFETs. By using DMC, the dv/dt of SiC MOSFET decreases and its switching loss slightly increases, compared with the scenario by using series resistors.

![Fig. 14. Experimental set-up. (a) Schematic diagram of test rig and (b) prototypes of DMC by using different winding patterns.](image)

![Fig. 15. Experimental results for different winding patterns. (a) Sectional winding and (b) bifilar winding.](image)

![Fig. 16. Experimental results (a) without solution, (b) with series resistors suppression method, and (c) with the proposed DMC method.](image)

![TABLE IV. COMPARISON OF EXPERIMENTS IN DIFFERENT CASES](image)
turn-on and -off trajectories of the parallel SiC MOSFETs are consistent.

![Fig. 17. Experimental results at different load currents. (a) With series resistors and (b) with the proposed DMC.](image)

The trajectories of $v_{ds}$ and $i_d$ during turn-on and -off processes are demonstrated in Fig. 18. It can be found that, compared with the inserted series resistors, the imbalance current between parallel SiC MOSFETs can be effectively suppressed by the DMC.

![Fig. 18. Measured on-off trajectories of SiC MOSFETs at different load currents. (a) With series resistors and (b) with the proposed DMC.](image)

To confirm the capability of proposed DMC, comparative experiments by using different gate resistances between 2.5 Ω and 51 Ω are achieved, as depicted in Fig. 19. Small gate resistance can elevate the switching speed and $di/dt$ of SiC MOSFET. In Fig. 19(a), without suppression solution, decreasing gate resistance will increase imbalance current, as analyzed in Section III. Both static and dynamic imbalance currents can be well suppressed by the proposed DMC, as displayed in Fig. 19(b).

![Fig. 19. Experimental results at different gate resistances. (a) Without solution and (b) with the proposed DMC.](image)

Considering the influence of junction temperature difference $\Delta T_j$ of parallel SiC MOSFETs between 0°C and 25°C, experiment results are presented as shown in Fig. 20 in the condition of $R_g = 5$ Ω. In the test bench, one device is soaked in ambient temperature environment and the other one is heated by hotplate. Without suppression solution, the temperature difference mainly affects the turn-off processes. The peak value of transient imbalance current increases with the temperature difference. Because the on-resistance $R_{ds}$ is not sensitive to temperature, the static imbalance current is nearly affected by the temperature. It can be seen the current-sharing performance of DMC-based suppression is very robust to the temperature difference.

![Fig. 20. Experimental results at different junction temperature differences. (a) Without solution and (b) with the proposed DMC.](image)

According to the experiments in Fig. 16 to Fig. 20, a full comparison of studied solutions for imbalance current suppression is conducted as listed in TABLE V. The inserted series resistors cannot suppress the transient imbalance current, while the incorporated DMC can effectively suppress the transient and static imbalance current. The possible turn-off over-voltage and switching ringing, caused by the leakage-inductance and EPC of the DMC, can be overcome by using the optimized bifilar winding. The series resistors will result in remarkable power loss and reduce the efficiency of converters. Due to the excellent current-sharing capability of the DMC, the current rating of parallel SiC MOSFET, limited by imbalance current, can be expanded. The volume, size, and cost of the DMC are slightly larger than the resistor. However, considering the perfect current-sharing capability, the proposed DMC is a more cost-effective solution in general.

![TABLE V](image)

**VI. EXTENSION AND COMPARISON**

**A. Extension of Proposed Suppression Approach**

Scalability of methods for imbalance current suppression is very important. To extend the proposed method and adapt the scenario with more than two parallel devices, two geometries of DUTs and chokes are indicated in Fig. 21. Theoretically, the maximum number of parallel SiC devices can be infinite.

Concerning geometry 1 in Fig. 21(a), taking $N$-parallel SiC devices into account, primary windings of chokes are inserted into parallel branches. Secondary windings of chokes are series one-by-one. Primary windings flow through load current, while the secondary windings just carry imbalance current.
Concerning geometry 2 in Fig. 21(b), each SiC MOSFET branch contains two windings in series, and the device couples with two neighbor devices. Both primary and secondary windings of each DMC flow through load current.

![Diagram of DMC coupled SiC MOSFETs](image)

Fig. 21. Extension of proposed DMC-based suppression method to multiple parallel SiC MOSFETs. (a) Geometry 1 and (b) geometry 2.

It should be noted, the DMC also can be inserted into the source terminals of parallel devices, which is another alternatively effective way to implement the DMC.

**B. Comparison With Existing Suppression Approaches**

To further confirm the performance of the proposed DMC, based on existing methods for imbalance current suppression of parallel SiC MOSFETs, a comprehensive comparison is provided in Fig. 22 from viewpoints of electrical, safety, and economic indices. It can be seen that the proposed DMC approach is a low cost, fast dynamic, easy integration method for imbalance current suppression.

![Comparison of imbalance current suppression methods](image)

Fig. 22. Comparison of imbalance current suppression methods with respect to (a) electric indices, (b) safety indices, and (c) economic indices. A: DBC layout, B: series resistor, C: active gate driver, D: passive balancing, E: DMC.

**VII. CONCLUSION**

To suppress the imbalance current of parallel SiC MOSFETs, a DMC concept is proposed in this paper. In-depth mathematical mechanisms of the imbalance current are modeled. It is observed the imbalance current covers the normal operating frequency of SiC MOSFET, and it should be carefully addressed for the high-frequency application. The imbalance current is jointly influenced by inconsistent chips, asymmetrical layouts, and unequal junction temperatures, and it is hard to be overcome by changing the SiC MOSFET itself. Auxiliary DMC is utilized to suppress the imbalance current. Its effectiveness is confirmed by proposed operation principles, theoretical analyses, and design guidelines. Besides, it is recommended that bifilar winding is the best choice for the DMC in the proposed method to minimize the leakage inductance and EPC. Finally, the forced current-sharing capability of the proposed DMC based suppression method is ensured by extensive experiments, which also demonstrates the effectiveness of the proposed DMC method. Moreover, considering electrical, safe, and economic indices, comparative analyses for studied current-sharing approaches are presented, which demonstrates the merits of the proposed DMC, including low cost, fast dynamic, easy integration, etc. Concerning some abnormal conditions like cross-talk, short-circuit, avalanche, etc., the interactions mechanisms between DMC and SiC MOSFET should be further addressed in the near future.

**REFERENCES**


Zheng Zeng (S’14–M’15) received the B.Sc. degree in electrical engineering from Wuhan University, Wuhan, China, in 2009, and the Ph.D. degree in electrical engineering from Zhejiang University, Hangzhou, China, in 2014.

He joined School of Electrical Engineering, Chongqing University, Chongqing, China, in July 2014, where he was promoted to associate professor in August 2017. From July 2018 to July 2019, he was a research fellow with School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore. His research interests include grid-connected inverter for renewable energy integration and customized package for wideband gap power devices.