Block Copolymer Self-Assembly based nanopattern creation for sub-16 nm device fabrication

Rasappa, Sozaraj

Publication date: 2013

Citation (APA): Rasappa, S. (Author). (2013). Block Copolymer Self-Assembly based nanopattern creation for sub-16 nm device fabrication. Sound/Visual production (digital)
Block Copolymer Self-Assembly based nanopattern creation for sub-16 nm device fabrication

Sozaraj Rasappa,
Department of Micro and nanotechnology,
Technical University of Denmark,
Lyngby, Denmark.
Why and How?

- To continue Moores’ law/ statement …
- Betterment and strong demand for ICT
- Top-Down approach (Advanced Lithographic techniques)
- Bottom-Up approach (Block copolymer self-assembly)
DiBlock copolymer self-assembly

Symmetric Diblock Copolymer
A
B

Asymmetric Diblock Copolymer
A
B

Symmetric Diblock Copolymer

Substrate

Asymmetric Diblock Copolymer

Substrate

Entangled Polymer Chains

Annealing above Tg

Phase separation after annealing
Two BCP systems:

- PS-$b$-PMMA, PS (polystyrene) - PMMA (polymethymethacrylate)
- PS-$b$-PDMS, PS (polystyrene) - PDMS (polydimethylsilixane)
Preparation and orientation of diblock copolymer thin film

- Spin coating for 30 sec with ramp of time 5 sec
- Uniform film thickness
- Low surface roughness

Parallel orientation

PS-b-PMMA(18k-18k)

Perpendicular orientation

PS-b-PMMA(18k-18k)
Nanowire fabrication using PS block as a soft mask

1. Surface Neutralization
2. PS-r-PMMA Deposition and Annealing
3. Selective etching of PMMA block
4. Resulting Silicon Nanowires
High resolution TEM images

PS-r-PMMA brush layer

8 nm Silicon nanowires

Si nanowires developed in SOI substrate
Fabrication of Germanium nanowires

Figure 1. (a) Top-down SEM image of the PS template created by a selective etch of the PMMA block. Inset (b) is the cross-section SEM image. (b) FIB cross-section image of PS template.

Figure 2. (a) Top-down SEM image of GeNWs obtained after PS lift-off. (b) Bright-field TEM cross-section image of GeNWs obtained after PS lift-off.

Fabrication of 3-D Copper nanowires

(A) Top-down SEM image of PS template
(b) Top down SEM images after copper deposition
(c) Dark-field and
(d) bright-field TEM cross-section images of Cu nanowires with 3-D geometry.
PS-\textit{b}-PDMS based sub-16 nm device structures

Top-down SEM images of PS-\textit{b}-PDMS in 4 Inch wafer. (a) Top-down SEM image of PS-\textit{b}-PDMS after PDMS removal and inset shows PS-\textit{b}-PDMS before upper PDMS removal which shows no patterns. (b and c) Low resolution and high resolution of oxidised PDMS cylinders.
Future Work

Graphene

PS-b-PDMS on Graphene
Conclusions:

- BCP is the potential candidate for low feature size device fabrications.
- BCP can acts as a template to fabricate cost effective metal and metal-Oxide structures for real device applications.
- BCP is a breakthrough for Graphene nanopatterning

Thanks You so much.,……. Looking forward for Expo 2020