Minimization of the transformer inter-winding parasitic capacitance for modular stacking power supply applications

Nguyen-Duy, Khiem; Ouyang, Ziwei; Knott, Arnold; Andersen, Michael A. E.

Published in:
Proceeding of The 16th European conference on Power Electronics and Applications

Link to article, DOI:
10.1109/EPE.2014.6910843

Publication date:
2014

Document Version
Peer reviewed version

Link back to DTU Orbit

Citation (APA):
Minimization of the transformer inter-winding parasitic capacitance for modular stacking power supply applications

Khiem Nguyen-Duy, Ziwei Ouyang, Arnold Knott, and Michael A.E. Andersen
TECHNICAL UNIVERSITY OF DENMARK
Department of Electrical Engineering
Oersteds Plads, building 349, ground floor, 2800 Kongens Lyngby, Denmark
Tel.: +45 /– 45253800.
Fax: +45 /– 45253800.
E-Mail: knduy@elektro.dtu.dk, zo@elektro.dtu.dk, akn@elektro.dtu.dk, ma@elektro.dtu.dk
URL: http://www.elektro.dtu.dk/

Acknowledgements
This work is supported by the Technical University of Denmark and the High Tech Foundation of Denmark.

Keywords
«Parasitic capacitance», «current transformers», «dc-dc power converters», «electromagnetic devices»

Abstract
In an isolated power supply, the inter-winding parasitic capacitance plays a vital role in the mitigation of common mode noise currents created by fast voltage transient responses. The lower the transformer inter-winding capacitance, the more immune the power supply is to fast voltage transient responses. This requirement is even more critical for modular stacking applications in which multiple power supplies are stacked. This paper addresses the issue by presenting a detailed analysis and design of an unconventional isolated power supply that uses a ring core transformer with a very low inter-winding parasitic capacitance of 10 pF. Considering its output power of 300 W, this approach yields about 0.033 pF/W inter-winding capacitance over output power, approximately thirty times lower than existing approaches in the literature. This makes the converter a suitable solution for modular stacking of fast voltage switching applications. Mathematical derivation of the inter-winding capacitance and experiments are carried out to prove the validity of the approach.

Introduction
In isolated power supply applications, the transformer parasitic capacitance can have a significant effect on the converter operation [1-2]. Some of the adverse effects are distortion of the current waveform on the excitation side or a decrease in the overall converter efficiency. Subjected to high-voltage stresses, the inter-winding capacitance causes leakage currents and, consequently, EMI problems [3-6]. However, most publications about the transformer design concern the reduction in leakage inductances and high-frequency winding losses, while winding capacitances have rarely been considered effectively. Limiting the inter-winding capacitance is critical for stacking of power supplies because large inter-winding capacitance creates a significant amount of common mode noise at high frequency [6-7]. Existing transformers in a 1.2 kW converter design are reported to have 1.5 nF inter-winding capacitance [8]. An E-core transformer used in fly-back converter with a power rating of 30 W is reported in [9] to have 34 pF of inter-winding capacitance.

One of the primary applications of this work is supplying energy for ultra-fast tracking converters. Fig. 1 shows a configuration in which multiple modules of the proposed power supply provide energy to multiple modules of the ultra-fast tracking converter. The ultra-fast tracking converters are typical of
Fig. 1. A typical modular stacking application of power supplies.

Radio frequency power amplifiers used in communication system based stations [10]. Due to the high \( \frac{dv}{dt} \) at the output of the tracking converters, there will be a large amount of conductive common mode current draw from their output. This current is linearly proportional to the input-output capacitance of the power supply:

\[
i_{\text{com}} = C_{\text{io}} \frac{dV}{dt},
\]

Take, for example, a configuration with three stacked power supply-tracking converters. The tracking converter outputs are connected in series to increase the voltage. The rate of change at the output voltage is 1000 V/\( \mu \text{s} \). Suppose we have a change from 0 to 1000 V in one micro second. The first converter output experiences a change of 333 V/\( \mu \text{s} \). The second converter output experiences a change of 666 V/\( \mu \text{s} \). The third one experiences a change of 1000 V/\( \mu \text{s} \). The coupling current through the circuit input-to-output parasitic capacitance is as follows.

For the first converter:

\[
i_{\text{com1}} = C_{\text{io}} \frac{dV}{dt} = 10 \text{pF} \times \frac{333 \text{V}}{\mu \text{s}} = 3.33 \text{mA}.
\]

For the second converter:

\[
i_{\text{com2}} = C_{\text{io}} \frac{dV}{dt} = 10 \text{pF} \times \frac{666 \text{V}}{\mu \text{s}} = 6.66 \text{mA}.
\]

For the third converter:

\[
i_{\text{com3}} = C_{\text{io}} \frac{dV}{dt} = 10 \text{pF} \times \frac{1000 \text{V}}{\mu \text{s}} = 10 \text{mA}.
\]

These currents are drawn from the tracking converters’ output. Therefore, they distort the output current waveforms of the tracking converters, and the performance of the tracking is impaired. The adverse effects become worse when the number of stacked power supplies increases. Therefore, in order to rapidly change the tracking converter output voltage, the circuit input to output parasitic capacitance must be minimized, especially in modular stacking power converter applications. Note also that having minimal circuit input-to-output parasitic capacitance provides an advantage not only for fast changing voltage applications but also for other slower dynamic converters in terms of conducted noise immunity.

This paper studies the converter topology in Fig. 2, which was first presented in [1]. The primary goal is to attain a low transformer inter-winding parasitic capacitance; specifically, 10 pF in a 300 W output power design. Mathematical derivation of the transformer inter-winding capacitance and circuit operation will be presented.
Fig. 2. Topology of the examined converter.

### Circuit operation

Suppose that at the input, a power factor correction converter that converts a single phase 220 V ac into 400 V dc is used as the upstream converter. The magnitude of input voltage is therefore 400 V dc. The output voltage is 60 V dc. The output current is designed to be 5 A dc maximum. The maximum output power that is available in the output terminals is 300 W. Higher output voltage or higher output current can be achieved by stacking multiple converters in series or parallel.

The design of a transformer that possesses very low inter-winding capacitance normally involves loose coupling of the transformer windings. This results in the transformer having a relatively high leakage inductance. This high leakage inductance must be utilized with a proper selection of a suitable topology. Examples of suitable topologies are resonant converters [11-12] and the dual active bridge converter [13-14]. The proposed topology in Fig. 2. is, to some extent, similar to a single active bridge [15-16]. However, there are differences in the secondary side configuration and large differences in the control approach compared to those existing topologies. A single active bridge converter does not have the shunt switch as in the proposed converter. All of the control of the output voltage and output current in a single active bridge converter are performed on the primary side. On the contrary, with the utilization of the shunt switch S₅ as in the proposed topology, it is possible to control the output voltage independently on the secondary side; the advantage is the elimination of any necessary control feedback from one side to the other.

Existing control approaches in isolated power supplies usually involve feedback from one side to the other across the isolation boundary [11-16]. These approaches, however, introduce additional parasitic capacitance from the feedback elements, such as high frequency transformers and opto-couplers, which increase the total circuit input-to-output capacitance and degrade the immunity against fast step voltages. For that reason, in this paper, a control approach without isolated feedback is adopted to achieve minimum circuit input-to-output parasitic capacitance and maximum immunity to fast step voltage responses. The block diagram of the proposed circuit layout is shown in Fig. 3.

There are two control loops whose block diagrams are shown in Fig. 4. The secondary side controller regulates the output voltage to be constant at 60 V. The output voltage is sensed by a voltage divider and compared to a hysteresis reference to switch on and off the shunt switch S₅. When the switch S₅ is on, shunting the secondary side, the converter operates in its shunt mode (see Fig. 5a,c), and the output voltage decreases. Vice versa, when S₅ is off, the converter operates in its power mode, which is shown in Fig. 5b,c; the output voltage increases. In the primary side control, the primary side current \( i_L \) is sensed. It is rectified and filtered to produce a rectified-dc value. This value is then compared to a rectified-dc reference and processed by an analog proportional-integrator (PI) controller. The output of the PI controller is fed to a voltage-controlled oscillator (VCO) that will automatically adjust the switching frequency to keep the rectified primary dc current to be constant at 1 A dc. The duty cycle of the primary switches is regulated at 50 %. With a turns ratio of 5:1, the rectified dc current at the secondary side is controlled at 5 A dc.
Fig. 3. Block diagram of the circuit layout.

\[ i_L(t) \rightarrow \text{abs} \rightarrow LPF \rightarrow \frac{k_m + k_f}{L_{\text{ref}}} \int i_L \, dt \rightarrow \text{VCO} \]

(a)

(b)

Fig. 4. Control block diagram: a) average current mode control in the primary side b) hysteresis control in the secondary side.

Fig. 5. Operation modes a) shunt mode, b) power mode. Analytical waveforms when converter operates in c) shunt mode, and d) power mode.

\[ V_{\text{ref}} + \int oV \, dt \rightarrow S_i \]

\[ V_{i(t)} \rightarrow V_{t} \rightarrow V_{C(t)} \]

\[ V_{i(t)} \rightarrow V_{t} \rightarrow V_{C(t)} \]

\[ V_{i(t)} \rightarrow V_{t} \rightarrow V_{C(t)} \]

\[ V_{i(t)} \rightarrow V_{t} \rightarrow V_{C(t)} \]
Calculation of the transformer inter-winding capacitance

The general structure of the transformer under test is illustrated in Fig. 6a, and the transformer prototype photo is in Fig. 6b. In its winding configuration, the winding with fewer turns will be placed in the geometrical center of the core. It forms a rectangular frame symmetrically around the core. The remaining winding, with more turns is wounded tightly around the core. This is respectively the case of the secondary winding and primary winding in Fig. 6b.

![Transformer structure: a) conceptual structure b) the transformer under test. c) winding geometry convention](image)

It should be noted that, in general, ferrite does not cause a significant change in the parasitic capacitance. But ferrite with high conductivity material and very high operation frequency may cause a change on the parasitic capacitance. In this work, material N87 [17] is used for the ferrite core and is not considered to have high conductivity. Therefore, its effect on the parasitic capacitance can be ignored.

The inter-winding capacitance can be calculated by using the stored electric energy method, in which voltage distribution plays a vital role.

First, the inter-winding capacitance caused by the interaction between segment $A_1$ of the secondary winding through the core center to the parallel segments $P_1$ and $P_2$ of the primary winding (see Fig. 6c) will be calculated. Segments $P_1$ and $P_2$ are the winding parts around the perimeters of the inner ring and outer ring, respectively. Table I provides dimensional information of the core and winding with respect to the notations in Fig. 6c. The secondary has 11 turns stranded together, so each turn can be approximately treated as located in the center of the magnetic core, as shown in Fig. 7. The static capacitance between the inner primary turns and the secondary turns can be expressed as [4, 6]:

$$C_i = \frac{\varepsilon_0 S}{r_i} = \frac{\varepsilon_0 d \pi l}{2 - r_i},$$

where $\varepsilon_0$ is the permittivity of free air space, $d$ is the diameter of each turns (the same size of wire is selected for both primary and secondary turns), $l$ and $r$ are the overlapped length and the distance between the inner primary turns and the secondary turns, respectively.

With respect to the outer primary turns, the static capacitance can be expressed with a different distance $r_0$,

$$C_o = \frac{\varepsilon_0 S}{r_0} = \frac{\varepsilon_0 d \pi l}{2 r_0}.$$

Assuming that the voltage potential distribution along the primary turns varies linearly,

$$V_p[i] = \frac{i}{n_p} V_p. \quad (i=0,1,2,\ldots,n_p-1)$$
Fig. 7. 2-D cross-sectional top view: effect of parasitic capacitance from the secondary winding of a) segment A to the inner primary winding, b) segment A the outer primary winding, c) segment C to the outer primary winding

Then the total stored electric energy between all secondary turns and the inner primary turns is:

\[
E_i = \frac{1}{2} C_i \sum_{j=0}^{n_s-1} \sum_{i=0}^{n_p-1} \left( \frac{V_{p} \cdot j}{n_p - 1} - \frac{V_{s} \cdot i}{n_s - 1} \right)^2
\]

\[
= \frac{1}{4} C_i \left\{ \frac{V_{p}^2 \cdot n_s \cdot n_p \cdot (2n_p - 1)}{3 \cdot (n_p - 1)} + \frac{V_{s}^2 \cdot n_p \cdot n_s \cdot (2n_s - 1)}{3 \cdot (n_s - 1)} - V_{p} \cdot V_{s} \cdot n_p \cdot n_s \right\}.
\]

With the same analytical approach, the total stored electric energy between all secondary turns and the outer primary turns can be achieved:

\[
E_o = \frac{1}{4} C_o \left\{ \frac{V_{p}^2 \cdot n_s \cdot n_p \cdot (2n_p - 1)}{3 \cdot (n_p - 1)} + \frac{V_{s}^2 \cdot n_p \cdot n_s \cdot (2n_s - 1)}{3 \cdot (n_s - 1)} - V_{p} \cdot V_{s} \cdot n_p \cdot n_s \right\}.
\]

The capacitance caused by the side segments \( B_1 \) and \( B_2 \) to the primary winding is:

\[
C_{B} = \frac{\varepsilon_{0} d\pi l_{p}}{2 r_{B}}.
\]

Segments \( B_1 \) and \( B_2 \) face the middle parts of the primary winding. It is appropriate to assume that there are five turns from the primary winding, which lie in segment \( P_3 \) or \( P_4 \) of Fig. 6c, facing segment \( B_1 \) and \( B_2 \) respectively. They are turn number \((n_p - 1)/2 - 2, (n_p - 1)/2 - 1 \ldots \) to \((n_p - 1)/2 + 2\). For example, in a specific design with 55 primary turns, or \( n_p = 55 \), they will correspond to turn number 25 to 29. The stored electric energy caused by \( B_1 \) and \( B_2 \) is:

\[
E_B = 2 \left\{ \frac{1}{2} C_{B} \sum_{j=0}^{n_s-1} \sum_{i=0}^{n_p-1} \left( \frac{V_{p} \cdot i}{n_p - 1} - \frac{V_{s} \cdot j}{n_s - 1} \right)^2 \right\}.
\]

Next, the contribution of segment C of the secondary winding to the outer ring of the primary winding is computed. Referring to Fig. 7c, it is helpful to express the distance from point C to the turns lying in the outer ring of the primary mathematically. In triangle CDB, distance BC is related to other sides of the triangle by:

\[
\frac{BC^2}{CD^2} = \frac{CD^2 + BD^2 - 2CDDB\cos(\Phi)}{CD^2 + BD^2 - 2CDDB\cos(\Phi)}
\]

\[
= (r_i + r_o)^2 + r_o^2 - 2(r_i + r_o)r_o \cos(\pi - 2\pi/n_p).
\]

Therefore, distance from C to the \( i^{th} \) turn of the outer-primary winding is (see Fig. 7c)

\[
r_{C_{out},i} = \sqrt{r_i^2 + (r_o + r_i)^2} - 2r_o (r_i + r_o) \cos(\pi - \frac{2\pi}{n_p}). \quad (i = 0, 1, 2, ..., n_p - 1)
\]
The capacitance from segment \( C \) of the secondary winding to the turn number \( i \)th of the outer primary winding is:

\[
C_{\text{out},i} = \frac{\varepsilon_o \cdot d \cdot \pi \cdot l}{2r_{\text{out},i}} - \frac{\varepsilon_o \cdot d \cdot \pi \cdot l}{2\sqrt{r_o^2 + (r_o + r_i)^2} - 2r_o (r_o + r_i) \cos(\pi - \frac{i2\pi}{n_p})}.
\]  

\( (i = 0,1,2,3,...,n_p - 1) \)  

(14)

The total stored energy caused by segment \( C \) of secondary winding to the outer side of primary winding is then:

\[
E_{\text{out}} = \frac{1}{2} \sum_{j=0}^{n_s-1} \sum_{i=0}^{n_p-1} C_{\text{out},i} \left( \frac{V_p \cdot i}{n_p - 1} - \frac{V_s \cdot j}{n_s - 1} \right)^2
\]

\[
= \frac{1}{2} \sum_{j=0}^{n_s-1} \sum_{i=0}^{n_p-1} \left( \frac{\varepsilon_o \cdot d \cdot \pi \cdot l}{2\sqrt{r_o^2 + (r_o + r_i)^2} - 2r_o (r_o + r_i) \cos(\pi - \frac{i2\pi}{n_p})} \right) \left( \frac{V_p \cdot i}{n_p - 1} - \frac{V_s \cdot j}{n_s - 1} \right)^2.
\]  

(15)

Similarly, the stored energy caused by segment \( C \) of secondary winding to the inner side of primary winding is:

\[
E_{\text{in}} = \frac{1}{2} \sum_{j=0}^{n_s-1} \sum_{i=0}^{n_p-1} C_{\text{in},i} \left( \frac{V_p \cdot i}{n_p - 1} - \frac{V_s \cdot j}{n_s - 1} \right)^2,
\]  

(16)

where

\[
C_{\text{in},i} = \frac{\varepsilon_o \cdot d \cdot \pi \cdot l}{2\sqrt{r_i^2 + (r_o + r_i)^2} - 2r_i (r_i + r_o) \cos(\pi - \frac{i2\pi}{n_p})}.
\]  

\( (i = 0,1,2,3,...,n_p - 1) \)  

(17)

The total stored electric energy is then

\[
E_{\text{total}} = E_i + E_o + E_B + E_{\text{in}} + E_{\text{out}} = \frac{1}{2} \cdot C_{\text{eq}} \cdot (V_p - V_s)^2.
\]  

(18)

The calculated inter-winding capacitance based on the parameters on Table I is 10 pF. Table II shows the calculated energy and capacitance. It is observed that segment \( A_1 \) dominates the stored energy, and the contributions of segments \( B_1 \) and \( B_2 \) are negligible. The design guideline is that increasing the core geometry and increasing distance from segment \( C \) to the core will effectively reduce the inter-winding capacitance.

Table I: Parameters of the magnetic core and winding geometries

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \varepsilon_o )</td>
<td>( 8.85 \times 10^{-12} ) F/m</td>
</tr>
<tr>
<td>( d )</td>
<td>1 mm</td>
</tr>
<tr>
<td>( l )</td>
<td>16 mm</td>
</tr>
<tr>
<td>( r_i )</td>
<td>11.5 mm</td>
</tr>
<tr>
<td>( r_o )</td>
<td>18 mm</td>
</tr>
<tr>
<td>( n_p )</td>
<td>55</td>
</tr>
<tr>
<td>( n_s )</td>
<td>11</td>
</tr>
<tr>
<td>( V_p )</td>
<td>300 V</td>
</tr>
<tr>
<td>( V_s )</td>
<td>60 V</td>
</tr>
<tr>
<td>( r_B )</td>
<td>12 mm</td>
</tr>
<tr>
<td>( l_B )</td>
<td>6.5 mm</td>
</tr>
<tr>
<td>( l_c )</td>
<td>16 mm</td>
</tr>
</tbody>
</table>
Table II: Calculated energy and inter-winding capacitance

<table>
<thead>
<tr>
<th>Parameters</th>
<th>$E_i$</th>
<th>$E_o$</th>
<th>$E_B$</th>
<th>$E_{C_{in}}$</th>
<th>$E_{C_{out}}$</th>
<th>$E_{total}$</th>
<th>$C_{eq}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Value</td>
<td>1.3e-7 J</td>
<td>8.4e-8 J</td>
<td>1.1e-9 J</td>
<td>3.8e-8 J</td>
<td>3.2e-8 J</td>
<td>2.9e-7 J</td>
<td>9.97e-12 F</td>
</tr>
<tr>
<td>$/ E_{total}$</td>
<td>45.9%</td>
<td>29.3%</td>
<td>0.4%</td>
<td>13.1%</td>
<td>11.3%</td>
<td>100%</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 8. Inter-winding impedance measurement: a) magnitude, b) phase.

Fig. 9. Interpreted parasitic capacitance.

Fig. 10. The leakage inductance.

Fig. 11. Circuit input-to-output impedance measurement  Left: magnitude, Right: phase.
Experimental results

The measurement of the transformer is carried out by the Agilent 4294A Precision Impedance Analyzer, which has a precision of ±3 % as claimed by the manufacturer. The measured impedance and phase between the primary and secondary windings, with each winding terminal shorted, are shown in Fig. 8. The measured inter-winding capacitance is shown in Fig. 9. It is shown that the measured capacitance is around 10 pF from 3 kHz up to 10 MHz. The calculation and the measurements, are therefore, matched reasonably well with each other. The resulting leakage inductance is 170 µH, which is shown in Fig. 10. In the end, the overall design goal is fulfilled, which is to have a very low inter-winding capacitance of 10 pF. Fig. 11 shows the impedance magnitude and phase of the circuit. These were found by measuring the impedance between the input and the output terminals of the converter with the input and output shorted to their own return grounds. The measured circuit input-to-output parasitic capacitance is deduced from these measurements and is shown in Fig. 12. Its value is 10 pF, the same as with the inter-winding capacitance of the transformer. As a result, it can be said that the proposed circuit layout, control, and transformer design has minimized the total circuit input-to-output capacitance, making it a powerful solution for modular stacking applications. Finally, Figs. 13 and 14 show the experimental operation from power mode to shunt mode and from shunt mode to power mode. It can be seen that experiments match very well to the analysis presented in the circuit operation section. The feasibility of the converter is therefore validated.

Fig. 12. Circuit input-to-output parasitic capacitance.

Fig. 13. Transient response from power mode to shunt mode: output voltage (10V/div), inductor current (2A/div), time scale: 20us/div).

Fig. 14. Transient response from shunt mode to power mode: output voltage (10V/div), inductor current (2A/div), time scale: 20us/div).
Conclusion

The resulting transformer has a parasitic capacitance of 10 pF, which is extremely low compared to other existing isolated power converters of similar power rating. The mathematical derivation yields acceptably accurate results that agree well with measurement. The results also provide guidelines about how the transformer geometry should be considered when the inter-winding capacitance is of concern. Finally, the overall result achieved with the prototype provides very high immunity to the common mode noise current caused by fast voltage transients, and therefore makes the converter suitable for modular stacking applications.

References