Wideband polarization splitter and rotator with large fabrication tolerance and simple fabrication process

Ding, Yunhong; Ou, Haiyan; Peucheret, Christophe

Published in:
Optics Letters

Link to article, DOI:
10.1364/OL.38.001227

Publication date:
2013

Document Version
Publisher's PDF, also known as Version of record

Link back to DTU Orbit

Citation (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

• Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
• You may not further distribute the material or use it for any profit-making activity or commercial gain
• You may freely distribute the URL identifying the publication in the public portal

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.
Wideband polarization splitter and rotator with large fabrication tolerance and simple fabrication process

Yunhong Ding,* Haiyan Ou, and Christophe Peucheret

Department of Photonics Engineering, Technical University of Denmark, 2800 Kgs. Lyngby, Denmark

*Corresponding author: yudin@fotonik.dtu.dk

Received January 25, 2013; revised March 5, 2013; accepted March 5, 2013; posted March 6, 2013 (Doc. ID 184241); published April 1, 2013

We propose and demonstrate a polarization splitter and rotator (PSR) built on a silicon-on-insulator platform. The PSR is constructed with a tapered waveguide followed by a 2 × 2 multimode interferometer and can be simply fabricated in a single lithography and etching step. A low insertion loss (< 2.5 dB with minimum insertion loss of 0.6 dB) and a low polarization crosstalk (< −12 dB) over a wide operation bandwidth (~100 nm) with a large fabrication tolerance (>50 nm) are experimentally demonstrated. © 2013 Optical Society of America

OCIS codes: 130.0130, 130.3120, 230.5440.

Silicon-on-insulator (SOI) microphotonic devices are very attractive thanks to their complementary metal oxide semiconductor (CMOS)-compatible fabrication technology, their high refractive index contrast, and compact size [1]. Those advantages make SOI microphotonic devices promising candidates for all-optical signal processing subsystems. However, the high refractive index contrast also introduces large polarization dependency, which becomes one of the major challenges for their practical use. In particular, if the device is to be used in a subsystem deployed over an optical fiber link, the polarization state of the optical signal at its input may change randomly over time, making standard SOI microphotonic devices no longer compatible with optical processing functionalities.

To realize polarization independence, polarization diversity (Pol-D) circuits based on polarization splitter and rotator (PSR) technologies are typically used [2–4]. In this scheme, the input light contributions along the two orthogonal polarizations axes are first split by a polarization splitter [5]. After that, one of the two polarizations is rotated by 90° by a polarization rotator [6]. Thus, in the rest of the circuit, only one polarization needs to be processed. Many approaches have been proposed and demonstrated to realize PSRs. However, they all require a rather complex fabrication process [6–11]. To simplify the fabrication process, asymmetrical directional coupler (DC)-based PSRs have been recently proposed and demonstrated [12–14]. One of the main practical issues with many PSR designs is their limited fabrication tolerance, which makes them impractical for high-yield production. The best reported fabrication tolerance of ~14 nm for a DC-based PSR was recently obtained using a tapered DC design [15].

In this Letter we propose and demonstrate a PSR built on the SOI platform. In this device, an adiabatically tapered waveguide first converts the TM₀ to the TE₁ mode, while also preserving the TE₀ mode. A 2 × 2 multimode interference (MMI) coupler, which is well-known for its large fabrication tolerance [16] and has been utilized for wide bandwidth polarization splitting/combining [17], is introduced afterward to effectively couple the TE₀ and TE₁ modes at the end of the TM₀–TE₁ mode converter to two distinct TE₀ outputs. Simulation results show a large fabrication tolerance of 63 nm thanks to the use of the MMI. A low insertion loss better than 2.5 dB, with minimum insertion loss of only 0.6 dB and polarization crosstalk lower than −12 dB over a wide bandwidth of 100 nm, is demonstrated experimentally, together with a large fabrication tolerance better than 50 nm.

The principle of the proposed PSR is schematically depicted in Fig. 1(a). Light is first injected into a tapered waveguide and then split into two beams by a Y-splitter. Before being injected into the 2 × 2 MMI, an extra phase difference of π/2 is introduced between the two beams. In case of TE₀ input, the mode will be preserved during the adiabatic taper and split into two TE₀ beams with the same phase. Thus, at the MMI input, the two beams will have a π/2 phase difference. By properly designing the MMI, light will output from arm 1 on the TE₀ mode with little crosstalk in arm 2 [Fig. 1(b)]. On the other hand, in case of TM₀ input, the light is converted to the TE₁ mode during the adiabatic tapering [14] and split into two TE₀ beams with π phase difference. Thus, at the MMI input, the two beams will have a ~π/2 phase difference, and light will consequently output from arm 2 on the TE₀ mode.

![Fig. 1. (Color online) (a) Schematic structure of the proposed PSR. TE₀ (b) and TM₀ (c) light are input to the PSR, and output from arm 1 and 2, respectively, on the TE₀ mode.](https://example.com/fig1.png)
with little crosstalk in arm 1 [Fig. 1(c)]. To achieve an efficient TM₀–TE₁ polarization conversion, a material that is different from the buffer layer (silicon oxide) should be applied as top-cladding layer [14]. In our design, air is employed as top cladding material. To decrease the tapering length, the TM₀–TE₁ converter is divided into three sections, as shown in Fig. 1(a). The first section $L₁$ is from input single mode silicon waveguide ($w₁ = 450 \text{ nm}$) to $w₂ = 650 \text{ nm}$. Since in this section there is no mode conversion, a short tapering length of 10 μm is employed. Considering the TM₀ and TE₁ modes are hybridized around $w₂ = 700 \text{ nm}$, as shown in Fig. 2, the second tapering section $L₂$ is from $w₂$ to $w₃ = 750 \text{ nm}$ with a tapering length as long as 120 μm, which can guarantee an efficient TM₀–TE₁ conversion, as shown in the inset of Fig. 3(a). The third section $L₃$ is from $w₃$ to $w₄ = 800 \text{ nm}$ with tapering length of 10 μm. The output end of the TM₀–TE₁ converter is then split to two arms with widths of 400 nm and connected to the $2 \times 2$ MMI through tapering to $w₀ = 700 \text{ nm}$ to improve the fabrication tolerance [16]. With a calculated effective index of 2.234, the two arms are designed to have a length difference of 173 nm to introduce the required $π/2$ phase difference. The $2 \times 2$ MMI is designed to be of the symmetric type (excited at $w_{\text{MMI}}/4$) with width of $w_{\text{MMI}} = 2 \text{ μm}$ and length of $L_{\text{MMI}} = 13.7 \text{ μm}$ based on three-dimensional finite difference time domain (3D FDTD) simulations. A restricted type MMI (excited at $w_{\text{MMI}}/6$), which could efficiently decrease $L_{\text{MMI}}$, could also be used. In this case, $w_{\text{MMI}}$ should be larger in order to sufficiently separate the two output waveguides.

In reality, a size deviation $Δw$ may be introduced by the fabrication process for the whole device. Such a size deviation will influence the TM₀–TE₁ mode conversion in the adiabatic taper section and introduce a phase deviation from $π/2$ between the two arms before the MMI, which further influences the whole performance of the device. Figure 3(a) shows the TM₀–TE₁ conversion efficiency for different width deviations of the adiabatic taper calculated using the eigenmode expansion method [18]. A large tolerance of ±40 nm is expected for the adiabatic taper to guarantee a high TM₀–TE₁ conversion efficiency above 99%. To investigate the impact of a width deviation of the two arms before the MMI, the width deviation is first converted to an effective index deviation according to Fig. 2, then to a phase deviation $Δφ$ for the two beams. 3D FDTD simulations are used to investigate the tolerance. In the simulations, two beams of light with phase difference of $π/2 + Δφ$ are injected into the MMI, and the two output powers are calculated as shown in the insets of Fig. 3(b). A large tolerance of ±100 nm is obtained while the crosstalk is kept below 15 dB. Finally, for the MMI, in a Rayleigh range, a length tolerance can be estimated as $ΔL_{\text{MMI}} = n_c w_{\text{MMI}}/λ₀/6$ [16], where $w₀$ is defined as the input Gaussian beam waist, $n_c$ is the material refractive index, and $λ₀$ is the operating wavelength. The corresponding width tolerance and operation bandwidth can be calculated as $Δw_{\text{MMI}} = w_{\text{MMI}}ΔL/2L_{\text{MMI}}$ and $Δλ₀ = λ₀ΔL_{\text{MMI}}/L_{\text{MMI}}$, respectively [16]. With $w₀ = 700 \text{ nm}$, $n_c = 3.476$, and $λ₀ = 1550 \text{ nm}$, a length tolerance $ΔL_{\text{MMI}}$ of 860 nm, a width tolerance $Δw_{\text{MMI}}$ of 63 nm, and a bandwidth $Δλ₀$ of 98 nm are expected. Thus, an overall size deviation tolerance of $Δw_{\text{device}} = 63 \text{ nm}$ is expected for the whole device with a bandwidth of 98 nm.

The device was fabricated on a SOI wafer (top silicon thickness 250 nm, buried silicon dioxide 3 μm) by a single step of E-beam lithography (JEOL JBX-9300FS) and inductively coupled plasma reactive ion etching (STS Advanced Silicon Etcher). Figure 4(a) shows the fabricated device with design parameters as introduced previously.

The total length of the device, including the 140 μm long adiabatic taper-based TM₀–TE₁ mode converter, is 190 μm. Note that the smallest feature size of the device is the inner corner of the Y-splitter, enabling our scheme to be fabricated with other methods [19]. Figure 4(b)
shows the measurement results. Details on the measurement setup and calibration procedure can be found in [12]. A low insertion loss (from inputs on either the TM0 or TE0 mode to output arm 1 or 2 on the TE0 mode, normalized to a straight waveguide) better than 2.5 dB with a minimum insertion loss of 0.6 dB and polarization crosstalk lower than −12 dB are obtained over a wide bandwidth of 100 nm. To improve the insertion loss, more efficient Y splitters with lower insertion loss should be used [20]. In addition, the polarization crosstalk can be improved by increasing the width of the 2 × 2 MMI so that the two output waveguides are separated sufficiently to avoid evanescent coupling between them. To further investigate the fabrication tolerance of the device, six devices with device size deviations from −20 nm to 30 nm were fabricated and characterized, as shown in Fig. 4(c). One can find that similar high conversion efficiencies are obtained over a better than 50 nm device size deviation, in good agreement with the simulations.

In conclusion, we have proposed and demonstrated a PSR built on the SOI platform, which is fabricated by simple processing. A low insertion loss better than 2.5 dB with a minimum insertion loss of 0.6 dB and polarization crosstalk lower than −12 dB over a wide bandwidth of 100 nm are demonstrated together with a large fabrication tolerance better than 50 nm.

References