The Smallest Transistor-Based Nonautonomous Chaotic Circuit

Lindberg, Erik; Murali, K.; Tamasevicius, Arunas

Published in:
IEEE Transactions on Circuits and Systems. Part 2: Express Briefs

Link to article, DOI:
10.1109/TCSII.2005.850766

Publication date:
2005

Document Version
Publisher's PDF, also known as Version of record

Link back to DTU Orbit

Citation (APA):

Technical University of Denmark
The Smallest Transistor-Based Nonautonomous Chaotic Circuit

Erik Lindberg, Life Member, IEEE, K. Murali, and Arunas Tamasevicius

Abstract—A nonautonomous chaotic circuit based on one transistor, two capacitors, and two resistors is described. The mechanism behind the chaotic performance is based on “disturbance of integration.” The forward part and the reverse part of the bipolar transistor are “fighting” about the charging of a capacitor. Measurements and PSpice experiments are presented.

Index Terms—Chaos, chaos mechanism.

I. INTRODUCTION

All electrical and electronic engineers know not to try to interrupt the current in a coil or short-circuit the voltage of a capacitor in no time. If one attempts this, one may expect nasty behavior of the circuit. These mechanisms are used for design of chaotic circuits [1]. Apparently, the kernel of all chaotic oscillators is an oscillator of some kind [2]. If one disturbs the performance of the oscillator by adding some nasty circuit composite with local activity and memory [3], [4], the result may be chaos. Chaos sets in when the circuit drifts out of synchronization, i.e., if two circuits are coupled which are not in harmony, chaos may result. Very little is reported about the mechanisms behind chaos. Often it is just assumed that a transistor or a diode-coupled transistor in the nasty composite behave as an ideal switch. The aim of this contribution is to report on a kind of chaos that is not directly based on the two mechanisms mentioned above but merely on a kind of general disturbance of the charging of a capacitor. Fig. 1 shows an ideal sinusoidal oscillator VS loaded with an active RC series circuit in connection with the collector of a transistor with grounded emitter [5]. The base of the transistor is loaded with a grounded capacitor C2, which is charged by a constant dc voltage source VDC in series with a large resistor, i.e., integration of an almost constant dc current source. The time constant of the charging of C2 (0.68 ms) is large compared with the period of VS (0.10 ms). When the transistor “goes ON” the integration of the current is disturbed by the “short circuit” of C2. The two independent sources VDC and VS are “fighting” concerning the charging of the capacitor. In the following, a modified version of this circuit is investigated. The dc source is removed and the large resistor R2 is connected from the base to the collector of the transistor.

II. CHAOS BASED ON DISTURBANCE OF INTEGRATION

Fig. 2 shows an ideal sinusoidal oscillator VS loaded with an active RC composite. Figs. 3 and 4 show measurements on the circuit. By varying the frequency (or the amplitude)
of the oscillator, limit cycle behavior or chaotic behavior is easily found. In order to study the mechanism, PSpice simulations have been made. Chaotic behavior is easily found but apparently it is very difficult to find limit cycle behavior by means of simulation because it is very time-consuming to vary the frequency by fractions of a hertz (or the amplitude by fractions of a volt). If you neglect the transistor Q1, then the time constant for the passive load of VS becomes \( \tau = RC = (R1 + R2)((C1C2)/(C1 + C2)) = 0.886 \text{ ms} \). By choosing a frequency with a period almost equal to the time constant, limit cycle behavior may be found. Fig. 5 shows the collector current and the base voltage as functions of time, and Fig. 6 shows the same signals as functions of the collector voltage. It is seen that, in time intervals of apparently random size, the collector current is negative and the base voltage is increasing regularly, corresponding to integration of the reverse current source \( IAR = AR \cdot I(DBC) \) of the Ebers–Moll injection model built from two diodes \( (DBC, DBE) \) and two current-controlled current sources \( (IAF, IAR) \). When the base voltage reach approximately 0.65 V, the transistor “goes ON” and the collector current becomes a large positive “spike” followed by a large negative “spike.” Fig. 6 shows that sometimes the forward and sometimes the reverse active region contains the instant bias point of the transistor. In short, the forward and the reverse part of the transistor “fights” concerning the charging of the capacitor C2.

Experiments with a transistor model without memory indicate that the junction and diffusion capacitances are not of importance for the qualitative behavior of the circuit.

The Lyapunov exponents have been calculated from the PSpice times series using the TISEAN software [6]. The values are \(+0.203 353, -0.046 210 23, \) and \(-0.553 241 7, \) thus confirming the chaotic nature of the output.

### III. Eigenvalue Investigation

Experiments with piecewise linear modeling and investigation of the linearized Jacobian of the differential equations [7] have been made. The instant piecewise linear model may be described by the following input file for ANP3:

```plaintext
*circuit
*title lmt-01.anp
:
source 5 0 v
detector 2 0 v
R1 5 4 1e+3
C1 4 1 4.7e-9
R10 1 0 1.0000e+20 : PSpice resistor
R2 1 2 994e+3
C2 2 0 1.1e-9 :
: transistor, Ebers-Moll injection model
GBC 2 1 1 : ON
:GBC 2 1 0.5736e-12 : OFF, G = IS/VT
GBC 2 0 1 : ON
:GBC 2 0 0.5736e-12 : OFF, G = IS/VT
IF 1 2 0.9961074348 I GBE :AF = BF/(1 + BF), alpha forward
IR 0 2 0.8589960519 I GBC :AR = BR/(1 + BR), alpha reverse
*output

The following ANP3 output file indicate two real poles which move on the negative real axis between \(-4.7e-5 \) close to origo when the base-emitter diode is OFF and far out to \(-1.3e+8 \) when both diodes are ON as expected [8]:

```plaintext
*modify
GBC 1 : ON
GBC 1 : ON
*output
POLES Sigma
P -1.312D+08
P -2.125D+06
*modify
GBC 1 : ON
GBC 0.5736e-12 : OFF, G = IS/VT
*output
POLES Sigma
P -3.406D+05
P -4.095D-06
*modify
GBC 0.5736e-12 : OFF, G = IS/VT
GBC 1 : ON
*output
POLES Sigma
P -4.405D+06
P -4.412D+04
*modify
GBC 0.5736e-12 : OFF, G = IS/VT
GBC 0.5736e-12 : OFF, G = IS/VT
*output POLES Sigma
P -1.427D+03
P -9.889D-05
```
IV. CONCLUSION

So far, the simplest dissipative nonautonomous chaotic circuit is the MLC circuit [9], [10] which is based on one inductor, one capacitor and a Chua diode. The mechanism behind the chaotic behavior is “flip-flop” of a current source in parallel to a capacitor. The Chua diode may be implemented by means of one opamp, two diodes, and seven resistors. In the circuit presented here, chaos may be observed in a nonautonomous circuit based on one transistor, two resistors, and two capacitors. The mechanism behind the chaotic behavior is based on capacitor charging by means of “forward-reverse fighting” of the transistor. The resistor in series with the ideal sinusoidal voltage source driving the circuit is not of importance for the behavior so it is claimed that the circuit is the smallest nonautonomous chaotic circuit found to date. We call it the Lindberg–Murali–Tamasevicius (LMT) circuit.

We acknowledge the reviewers comments [11], [12] concerning the “diode resonator” nonautonomous chaotic circuit being a “smaller” circuit. The diode resonator is a series connection of one resistor, one inductor, one nonlinear capacitor diode (e.g., varactor, IMPATT, and Schottky), and a sinusoidal...
voltage source. The basic mechanism behind the chaotic behavior seems to be the interrupt of the current in the inductor. The parasitic capacitances and parallel losses in connection with the inductor must be taken into account and the concept of local activity is also a crucial matter. To our opinion the diode resonator is more complicated than the LMT circuit.

REFERENCES


