Current Trends in High-Level Synthesis of Asynchronous Circuits

Sparsø, Jens

Published in:
16th IEEE International Conference on Electronics Circuits and Systems (ICECS)

Link to article, DOI:
10.1109/ICECS.2009.5411011

Publication date:
2009

Document Version
Publisher's PDF, also known as Version of record

Link back to DTU Orbit

Citation (APA):
Current Trends in High-Level Synthesis of Asynchronous Circuits

Jens Sparso
Department of Informatics and Mathematical Modelling, Technical University of Denmark
Richard Petersens Plads, Building 322, DK-2800 Kgs. Lyngby, Denmark
Email: jsp@imm.dtu.dk

Abstract—This paper is a survey paper presenting what the author sees as two major and promising trends in the current research in CAD-tools and design-methods for asynchronous circuits. One branch of research builds on top of existing asynchronous CAD-tools that perform syntax directed translation, e.g. the Haste/TiDE tool from Handshake Solutions or the Balsa tool from the University of Manchester. The aims are to add high-level synthesis capabilities to these tools and to extend the tools such that a wider range of (higher speed) micro-architectures can be generated. Another branch of research takes a conventional synchronous circuit as the starting point, and then adds some form of handshake-based flow-control. One approach keeps the global clock and implements discrete-time asynchronous operation. Another approach substitutes the clocked registers by asynchronous handshake-registers, thus creating truly continuous-time asynchronous circuits that operate without a clock. The perspective here is that the substitution/conversion is done as the final step in an otherwise conventional synchronous design flow.

I. INTRODUCTION

Asynchronous circuits use local handshaking to control the transfer of data between components (down to the level of combinatorial blocks and registers). This gives asynchronous circuits a range of characteristic features which can be exploited in different contexts to obtain one or more of the following properties: high speed, low power consumption, easy implementation of (dynamic) voltage scaling and a high degree of modularity. Furthermore, in the SIA ITRS 2007 [1] asynchronous circuit techniques are listed among the measures known examples. These tools perform a one-to-one mapping of the syntax-tree of the source program, into a corresponding structure of handshake components and this essentially means that no optimizations are performed. Furthermore the circuits operate in a control driven manner, and this tends to limit the speed. Several research groups are currently addressing these deficiencies as explained in section II.

Another and very different class of research, aims at converting a clocked circuit – synthesized using conventional CAD-tools – into an equivalent asynchronous circuit, by employing a set of transformations and component substitutions as explained in section III. While this may not enable a designer to fully exploit the potential of asynchronous design, it may be what is needed to obtain circuits which better tolerate variability, and which suffers less from dynamic voltage (IR) drops and power grid noise caused by synchronous clocking.

It should be emphasized that the four-page format does not allow a comprehensive coverage of all current research – many more approaches than the above two are being pursued including [9], [10]. While these often involve the development of new tool-flows, the approaches presented in this paper deliberately aim at supplementing and building on top of existing and mature design tools. Finally a pointer to a recent and quite extensive survey of asynchronous design flows that can tackle large designs seems appropriate [11].

II. EXTENDING SYNTAX-DIRECTED-TRANSLATION

As mentioned above, the most commonly used and most powerful tools for synthesis of large-scale asynchronous circuits are based on a technique known as "syntax directed translation"; a process in which a description in a CSP-like language [12] is mapped directly into a hardware implementation composed of so-called handshake components. Using conventional EDA-tools for technology mapping, a
standard cell netlist is then produced. One such tool which have recently been made commercially available is the Haste design language and the associated TiDE design environment from Handshake Solutions [5]. The tool was formerly known under the name Tangram [13], [14]. Figure 1(a) shows the Haste/TiDE design flow. The translation performed by the Haste/TiDE tools is essentially a one-to-one mapping of the syntax-tree of the source Haste program, into a corresponding structure of handshake components. This transparency is both an advantage and a disadvantage. The disadvantage is that in order to explore alternative implementations, the designer is required to actually program these. The advantage is that the designer has full control over the resulting circuit. And as we will see in the following subsections, this can exploited by automatic synthesis and optimization tools, as it allows precise specification of an implementation at a high level.

A. Haste-to-Haste optimizations

Research at the Technical University of Denmark [15], [16], [17] has resulted in the development of a behavioural synthesis frontend to the Haste/TiDE tool as illustrated in figure 1(b). Input to the tool is a behavioural description in the Haste language, and output from the tool is a Haste program describing the synthesized implementation consisting of a datapath and a controller. Figure 2 shows a generic example of such an implementation template using handshake components.

The synthesis tool performs the following sequence of operations: (i) extraction of a control data flow graph (CDFG) representation of the source Haste-program, (ii) synthesis of an implementation which meets the required constraint, and (iii) generation of a Haste-program describing the synthesized implementation. The synthesis step solves the classic problems of resource sharing, scheduling and binding. Although the scheduling is done using a discrete-time model (as in synchronous design), it should be stressed that the implementation illustrated in figure 2 explicitly implements the actual dependencies among the operations performed. The tool has been used to optimize a number of well known benchmarks. The results show that it is possible to achieve an average 30% area reduction when optimizing for area, and an average 40% increase in speed when optimizing for speed.

Research at the University of North Carolina at Chapel Hill considers a similar Haste-in Haste-out front-end, figure 1(b), but with the aim of optimizing the speed of the circuit [18]. This is done using techniques like loop unrolling and pipelining.

It is interesting to note that the two approaches described above complement each other: A designer using the Haste/TiDE design flow may use the tool presented in [18] in order to automatically optimize for speed, and he may use the tool presented in [17] to optimize for area, and more generally, for constraint driven design space exploration. Finally, it seems to this author, that this kind of source-to-source optimization/transformation using syntax-directed-translation tools like Haste/TiDE represents a promising direction for further research.

B. A Simulink to Haste front-end

Some designers may find the Haste language `unconventional', and to remove this barrier the use of more well known and widely used languages must be considered. Furthermore there is a continuing evolution towards specifying designs at higher levels of abstraction. One example is tools which are capable of synthesizing circuit implementations directly form MATLAB/Simulink models. Such tools exist for synchronous design, and as Simulink is based on a data-flow model of computation, one could expect that asynchronous synthesis tools could be developed as well. In [19] researchers at Politecnico di Torino and Handshake Solutions have explored this and outlined an approach for automatically generating Haste code from Simulink specifications, figure 1(c).
C. Data-driven circuits

While the Haste/TiDE and Balsa tools have been used to produce circuits with interesting properties including low power and inherent adaptation to supply voltage scaling, it is widely accepted that it is difficult to design high-speed circuits using these tools. The problem is that the synthesized circuits are control driven. Both input and output ports on variables (i.e., registers and latches) are passive as indicated by the unfilled circles on the ports of the variables in figure 2. Components which are called transferrers, and which are controlled by yet other handshake circuits are needed to actively pull (i.e., read) data out of the passive variable and to actively push (i.e., write) data into the passive variables. While this tends to limit the amount of data transfers to a minimum (thus saving power), it also adds considerable latency. In order to enable higher speed it is necessary to support a data-driven pipelined design style as well. Research at the University of Manchester [20] has addressed this by extending the Balsa language with handshake components [25]. The resulting circuits are similar to regular synchronous circuits. They also enable correct-by-construction re-pipelining of wires and computations – a useful feature that can simplify design and RC correction.

III. TRANSFORMING SYNCHRONOUS DESIGNS

Asynchronous circuits are based on a token flow model of computation [21] and most asynchronous circuits retain their function if handshake latches/registers are added to the circuit. What matters is the flow of data-tokens in the circuit. This gives asynchronous circuits an elasticity which is not found in simple synchronous circuits, where the addition of a clocked register in some signal path will mess up the computation performed by the circuit. Figure 3(a) shows an example asynchronous circuit and figure 3(b) shows the same circuit, which has been pipelined to gain additional speed. The circuits in figure 3 exhibit the same functionality.

An interesting and promising body of research aims at adding similar token-flow based elasticity to a clocked design and eventually transforming a synchronous design into a corresponding asynchronous one. The perspective is obvious; a circuit can be designed using any existing synchronous CAD-tool and finally transformed into an equivalent asynchronous one.

A. Latency insensitive design

In deep sub-micron CMOS-technologies the latency associated with wires is considerable and may not be known until a post-layout simulation can be made, and long wires may have latencies of several clock cycles. In response to challenges such as these latency insensitive design [22] has been proposed. The circuits are clocked and can be designed using existing CAD tools, but they use request-acknowledge based protocols and are designed such that addition of registers does not change the functionality of the circuit. This ability to break long combinatorial paths (logic as well as wires) makes the design more modular. In [22] it is explained how this enables a separation of computation and communication, and how this allows a change from computation-bound to communication-bound design, thereby offering a solution to the design of complex systems designed by integrating many predesigned components (so called IP-based systems-on-chip). A design methodology is presented, where IP-blocks are extended with buffered communication channels on their ports, and where buffered channel repeaters (called relay stations) can be inserted.

B. Synchronous elastic systems

The same ideas have been pursued and refined further in [23] where the term synchronous elastic is used to denote the architectures and handshake protocols. Synchronous elastic systems may be seen as time-discrete asynchronous systems, and they enjoy the same properties as fully asynchronous systems. As stated in the abstract for a tutorial presented at ASYNC’08 [24]: "Such systems are 'time elastic' in a sense that they can tolerate dynamic and static changes in latencies of computation and communication components. Therefore, They enable new micro-architectural trade-offs, e.g. a wider use of variable latency components targeting average case optimization, rather than the worst case optimization traditional to regular synchronous circuits. They also enable correct-by-construction re-pipelining of wires and computation blocks - a useful feature that can simplify design and RC scaling in the nano-scale technologies. In comparison with continuous time asynchronous systems (operating without a clock) synchronous elastic have a few advantages: complete reuse of the synchronous CAD tools and design practices and negligible overhead in area and delay (if constructed using an efficient technique)").

Having said this, it is still necessary to distribute a global clock, and to solve the associated buffering and skew problems.

C. Synchronous handshake components

As an aside it is interesting to note that a synchronous back-end exists for the Haste/TiDE tool described earlier. This back-end maps a circuit described in Haste into a net-list of clocked handshake components [25]. The resulting circuits are similar to the above mentioned latency insensitive and synchronous elastic systems, but there is also one important difference: they are control driven (using passive variables) rather than data...
driven. As explained previously, this may impact (i.e., reduce) speed and power consumption.

D. De-synchronization

The de-synchronization method described in [26] may be seen as taking the above ideas one step further in the sense that a synchronous circuit is transformed into a truly asynchronous circuit by substitution of clocked registers by asynchronous handshake-registers. The synchronous circuit is a pure clocked circuit without any of the flow-control or handshaking described above. Therefore, a key issue in this work is to ensure that the functionality of the original circuit is maintained. A notion of (data-token) flow equivalence is introduced and that the functionality of the original circuit is maintained. De-synchronization has been used to implement an asynchronous DLX-processor [27] and an effort to further develop and commercialize the technology is underway [28].

IV. DISCUSSION AND CONCLUSION

The paper presented what the author sees as two major and important directions of research aiming at providing CAD-tools and design methods for asynchronous circuits.

One line of research builds on top of existing stable and state-of-the-art CAD tools (Haste/TiDE and Balsa). The research efforts described in this paper seek to extend the tools towards higher levels of design. The fact that an intended implementation can be expressed (at a high level) using the Haste or Balsa languages, represents an important and interesting advantage/simplification when developing such high level tools. The paper reviewed efforts addressing behavioural synthesis, synthesis from modeling languages like Simulink, automatic structural optimizations and language features supporting the design of high-speed data driven circuits. More research in this direction is envisioned and encouraged.

Another line of research aims at: (i) adding asynchronous concepts to the synchronous design domain and/or (ii) transforming synchronous circuits into equivalent asynchronous ones. The synchronous elastic and the latency insensitive approaches are examples of the former and effectively involve the design of discrete-time (i.e. clocked) asynchronous circuits. As the circuits are designed to explicitly implement the intended token flow, the author would expect that these circuits could be transformed directly into fully asynchronous ones. Finally de-synchronization is a technique which transforms a conventional synchronous circuit into a fully asynchronous one. In this process (token) flow equivalence is an important issue. The perspectives here are that the sharp distinction between synchronous and asynchronous design is fading, and that conventional synchronous CAD-tools can be used to design synchronous circuits, which are subsequently transformed into asynchronous ones in a final step of the design flow.

REFERENCES